A CT ΔΣ ADC with 9/50MHz BW achieving 73/71dB DR designed for robust blocker tolerance in 14nm FinFET

This work demonstrates a multi-Mode CT ΔΣ ADC in 14nm FinFET Intel Technology. The proposed converter makes use of a novel 5-bit partial DEM technique at 1.25GHz that, in conjunction with an offset current dumping solution, drastically reduces current and area. The ADC reaches a measured DR of 73/71 dB while consuming 8/12 mW for the 9/50 MHz BW modes, respectively.

[1]  Antonio Di Giandomenico,et al.  WiFi Receiver Evolution in a Dense Blocker Environment , 2017 .

[2]  Michiel Steyaert,et al.  Design of Multi-Bit Delta-SIGMA A/D Converters , 2002 .

[3]  Ping Chen,et al.  A 16nm FinFet 19/39MHz 78/72dB DR noise-injected aggregated CTSDM ADC for configurable LTE advanced CCA/NCCA Application , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[4]  Maurits Ortmanns,et al.  Compensation of finite gain-bandwidth induced errors in continuous-time sigma-delta modulators , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Richard Schreier,et al.  29.2 A 235mW CT 0-3 MASH ADC achieving −167dBFS/Hz NSD with 53MHz BW , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[6]  Shanthi Pavan,et al.  A 15mW 3.6GS/s CT-ΔΣ ADC with 36MHz bandwidth and 83dB DR in 90nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[7]  Willy Sansen,et al.  analog design essentials , 2011 .