Frequency and Power Correlation between At-Speed Scan and Functional Tests

At-speed scan is a key technique in modern IC testing. One of its drawbacks, with respect to functional tests, is its excessive power consumption leading to voltage drop and frequency degradation. This paper discusses the frequency and power correlation between At-speed scan and functional tests. The influence of voltage drop on frequency is demonstrated by silicon measurements and supporting simulation results. The localized nature of the voltage drop as well as impedance component analysis are presented. Additionally, the need for power aware scan patterns is also discussed. Suggestions for achieving a higher correlation between At-speed scan and functional patterns, with respect to power consumption, are offered.

[1]  Mark Mohammad Tehranipoor,et al.  A novel framework for faster-than-at-speed delay test considering IR-drop effects , 2006, ICCAD.

[2]  Kenneth M. Butler,et al.  A case study of ir-drop in structured at-speed testing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[3]  Kozo Kinoshita,et al.  A new ATPG method for efficient capture power reduction during scan testing , 2006, 24th IEEE VLSI Test Symposium.

[4]  Jacob A. Abraham,et al.  On correlating structural tests with functional tests for speed binning of high performance design , 2004, 2004 International Conferce on Test.

[5]  Jeff Rearick,et al.  Calibrating clock stretch during AC scan testing , 2005, IEEE International Conference on Test, 2005..

[6]  Irith Pomeranz,et al.  Scan-Based Tests with Low Switching Activity , 2007, IEEE Design & Test of Computers.

[7]  Irith Pomeranz,et al.  On reducing peak current and power during test , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).

[8]  Kozo Kinoshita,et al.  Low-capture-power test generation for scan-based at-speed testing , 2005, IEEE International Conference on Test, 2005..

[9]  N. Ahmed,et al.  A Novel Framework for Faster-than-at-Speed Delay Test Considering IR-drop Effects , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[10]  Kozo Kinoshita,et al.  On low-capture-power test generation for scan testing , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[11]  Janusz Rajski,et al.  High-frequency, at-speed scan testing , 2003, IEEE Design & Test of Computers.

[12]  Masanori Hashimoto,et al.  Effects of on-chip inductance on power distribution grid , 2005, ISPD '05.