ESD reliability and protection schemes in SOI CMOS output buffers

The electrostatic discharge (ESD) protection capability of SOI CMOS output buffers has been studied with Human Body Model (HBM) stresses. Experimental results show that the ESD voltage sustained by SOI CMOS buffers is only about half the voltage sustained by the bulk NMOS buffers. ESD discharge current in a SOI CMOS buffer is found to be absorbed by the NMOSFET alone. Also, SOI circuits display more serious reliability problem in handling negative ESD discharge current during bi-directional stresses. Most of the methods developed for bulk technology to improve ESD performance have minimal effects on SOI. A new Through Oxide Buffer ESD protection scheme is proposed as an alternative for SOI ESD protection. In order to improve ESD reliability, ESD protection circuitries can be fabricated on the SOI substrate instead of the top silicon thin film, after selectively etching through the buried oxide. This scheme also allows ESD protection strategies developed for bulk technology to be directly transferred to SOI substrate. >

[1]  D. Alexander,et al.  Electrical Overstress Failure Modeling for Bipolar Semiconductor Components , 1978 .

[2]  D. A. Antoniadis,et al.  Measurement and modeling of self-heating effects in SOI nMOSFETs , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[3]  J. Chen,et al.  A CV technique for measuring thin SOI film thickness , 1991, IEEE Electron Device Letters.

[4]  G. Groeseneken,et al.  Double snapback in SOI nMOSFETs and its application for SOI ESD protection , 1993, IEEE Electron Device Letters.

[5]  Charvaka Duvvury,et al.  A synthesis of ESD input protection scheme , 1992 .

[6]  A. Amerasekera,et al.  Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parameters , 1991 .

[7]  R.N. Rountree,et al.  NMOS protection circuitry , 1985, IEEE Transactions on Electron Devices.

[8]  N. Khurana,et al.  ESD on CHMOS Devices - Equivalent Circuits, Physical Models and Failure Mechanisms , 1985, 23rd International Reliability Physics Symposium.

[9]  J. Colinge.  Silicon-on-Insulator Technology: Materials to VLSI , 1991 .

[10]  D. H. Pontius,et al.  Second breakdown and damage in junction devices , 1973 .

[11]  Y.C. Cheng,et al.  Characterization of hot-carrier effects in thin-film fully-depleted SOI MOSFETs , 1994, Proceedings of 1994 IEEE International Reliability Physics Symposium.

[12]  Kueing-Long Chen,et al.  Electrostatic discharge protection for one micron CMOS devices and circuits , 1986, 1986 International Electron Devices Meeting.

[13]  C. Duvvury,et al.  ESD Phenomena and Protection Issues in CMOS Output Buffers , 1987, 25th International Reliability Physics Symposium.

[14]  Amitava Chatterjee,et al.  Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flow , 1992 .

[15]  Chenming Hu,et al.  A versatile, SOI BiCMOS technology with complementary lateral BJT's , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[16]  G. Groeseneken,et al.  Analysis of Snapback in Soi nMosfets and its Use for an Soi Esd Protection Circuit , 1992, 1992 IEEE International SOI Conference.