论文信息 - 14.4mW 10Gbps CMOS limiting amplifier with local DC offset cancellers

14.4mW 10Gbps CMOS limiting amplifier with local DC offset cancellers

A low-power limiting amplifier (LA) with DC offset cancellers (DCOCs) using local feedback loops is presented for D-band wireless transceivers. The number of cascaded stages of amplifiers is set to minimize the gain-bandwidth product (GBW) of each amplifier that has the required bandwidth to realize low power dissipation. The capacitance used in each DCOC is reduced by the local feedback loops. In addition, the area used by the capacitors in each DCOC is reduced by arranging metal-oxide-metal (MOM) capacitors on MOS capacitors. Moreover, a push-pull-type topology using only NMOSs is used as an output buffer to reduce the power dissipation. Furthermore, an inductive peaking technique is used for amplifiers to realize a large bandwidth. The proposed LA has been fabricated by a 40nm CMOS process. It has a differential voltage gain of 45dB, a bandwidth of approximately 6.5GHz, a power dissipation of 14.4mW, and a circuit area of 0.15mm2. It can operate with a data rate of 10Gbps.

Kosuke Katayama | Ryuichi Fujimoto | Mizuki Motoyoshi | Minoru Fujishima | Kyoya Takano

[1] B. Razavi,et al. - Gb / s Limiting Amplifier and Laser / Modulator Driver in 0 . 18-m CMOS Technology , 2001 .

[2] Kosuke Katayama,et al. 135 GHz 98 mW 10 Gbps ASK transmitter and receiver chipset in 40 nm CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[3] Behzad Razavi,et al. 40-Gb/s amplifier and ESD protection circuit in 0.18-/spl mu/m CMOS technology , 2004, IEEE Journal of Solid-State Circuits.

[4] T. Kawamura,et al. A 10Gb/s burst-mode adaptive gain select limiting amplifier in 0.13/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[5] B. Razavi,et al. 10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology , 2003, IEEE J. Solid State Circuits.

[6] Aránzazu Otín,et al. 1.8 V-3 GHz CMOS limiting amplifier with efficient frequency compensation , 2010, Microelectronics Reliability.

[7] Renuka P. Jindal. Gigahertz-band high-gain low-noise AGC amplifiers in fine-line NMOS , 1987 .

[8] Michiel Steyaert,et al. A low power, area efficient limiting amplifier in 90nm CMOS , 2009, 2009 Proceedings of ESSCIRC.

[9] Liang-Hung Lu,et al. A 10-Gb/s Inductorless CMOS Limiting Amplifier With Third-Order Interleaving Active Feedback , 2007, IEEE Journal of Solid-State Circuits.

[10] Wei Li,et al. A 12×10 Gb/s fully integrated CMOS parallel optical receiver front-end amplifier array , 2011, Science China Information Sciences.