A double-sampling SC-resonator for low voltage bandpass /spl Delta//spl Sigma/-modulators

In this paper, a novel double-sampling switched-capacitor (SC)-resonator with high performance is proposed. The quality factors of the resonators, high notch Q-value and the accurate notch frequency, are analyzed at the transfer function level. Furthermore, their effect on the quantization noise shaping in the implementation of the BP /spl Delta//spl Sigma/-modulator is explained. Discrete-time resonator topologies are discussed and the double delay resonator structure is shown to have potential to implement high performance resonators. A double-sampling switched-capacitor resonator is presented with comparisons to reported structures. The nonidealities are analyzed in the light of the preceding theoretical scrutiny. The structure is found to be very insensitive to imperfections of the analog circuits and it has a low capacitive load leading to a low power consumption. Finally, a BP /spl Delta//spl Sigma/-modulator using the proposed resonator is presented along with behavioral level simulation results.

[1]  W. M. Snelgrove,et al.  A 160-MHz fourth-order double-sampled SC bandpass sigma-delta modulator , 1998 .

[2]  Shen-Iuan Liu,et al.  A double-sampling pseudo-two-path bandpass /spl Delta//spl Sigma/ modulator , 2000, IEEE Journal of Solid-State Circuits.

[3]  Bruce A. Wooley,et al.  A two-path bandpass ΣΔ modulator for digital IF extraction at 20 MHz , 1997 .

[4]  H. Tao,et al.  Analysis of timing jitter in bandpass sigma-delta modulators , 1999 .

[5]  Gabor C. Temes,et al.  Low-voltage low-sensitivity switched-capacitor bandpass Sigma-Delta modulator. , 2001 .

[6]  B.A. Wooley,et al.  A two-path bandpass /spl Sigma//spl Delta/ modulator for digital IF extraction at 20 MHz , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[7]  A. Hairapetian,et al.  An 81 MHz IF receiver in CMOS , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  G. Temes,et al.  Analog MOS Integrated Circuits for Signal Processing , 1986 .

[9]  L. Longo.  A 15b 30kHz bandpass sigma-delta modulator , 1993 .

[10]  Shyh-Jye Jou,et al.  Low-power multirate architecture for IF digital frequency down converter , 1998 .

[11]  G. Temes.  Delta-sigma data converters , 1994 .

[12]  Saska Lindfors,et al.  A low-voltage single-Opamp 4th-order band-pass /spl Delta//spl Sigma/-modulator , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[13]  Richard Schreier,et al.  Decimation for bandpass sigma-delta analog-to-digital conversion , 1990, IEEE International Symposium on Circuits and Systems.

[14]  A. Namdar,et al.  A 400-MHz, 12-bit, 18-mW, IF digitizer with mixer inside a sigma-delta modulator loop , 1999 .

[15]  Saska Lindfors,et al.  A 80-MHz bandpass /spl Delta//spl Sigma/ modulator for a 100-MHz IF receiver , 2002 .

[16]  Richard Schreier,et al.  Bandpass sigma-delta modulation , 1989 .

[17]  William Martin Snelgrove,et al.  Switched-capacitor bandpass delta-sigma A/D modulation at 10.7 MHz , 1995, IEEE J. Solid State Circuits.

[18]  K. Halonen,et al.  2.7 V 50 MHz IF sampling /spl Delta//spl Sigma/ modulator with +37 dBV IIP3 , 2001 .

[19]  Gabor C. Temes,et al.  Switched-capacitor resonator structure with improved performance , 2001 .