A Full-Swing CMOS Current Steering DAC with an Adaptive Cell and a Quaternary Driver

This paper describes a CMOS current steering digital-to-analog converter (DAC) with a full-swing output signal. Generally, a normal current steering DAC cannot have a full swing output signal, because conventional DACs have an inevitable voltage drop at the output current cell. In order to improve the drawbacks, we propose a new scheme of quaternary driver and an adaptive output current cell composed of both nMOS and pMOS. As well as the nMOS operates from the power supply to the half of the power supply, the pMOS operates independently from the half of the power supply to the ground voltage. Then, the final output voltage is obtained through a multiplexer that is driven by a quaternary driver which selects the optimized current cell. A 6-bit 1GS/s current steering DAC has been fabricated with Dongbu 0.11μm 1-poly 6-metal CMOS technology to verify the performance of the proposed full-swing DAC. The effective chip area is 0.46mm2 and power consumption is about 19.1mW. The measured results reveal that the DAC has a full swing output signal.

[1]  M. Clara,et al.  A 1.5V 13bit 130-300MS/s self-calibrated DAC with active output stage and 50MHz signal bandwidth in 0.13μm CMOS , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[2]  Michiel Steyaert,et al.  A 130 nm CMOS 6-bit full nyquist 3GS/s DAC , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[3]  M. Steyaert,et al.  A 12 b 500 MSample/s current-steering CMOS D/A converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4]  Yonghua Cong,et al.  A 1.5 V 14 b 100 MS/s self-calibrated DAC , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  W. Sansen,et al.  SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[6]  H. Hegt,et al.  An on-chip self-calibration method for current mismatch in D/A converters , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[7]  Sungkyung Park,et al.  A digital-to-analog converter based on differential-quad switching , 2002, IEEE J. Solid State Circuits.

[8]  Georges Gielen,et al.  A 14-bit intrinsic accuracy Q2 random walk CMOS DAC , 1999, IEEE J. Solid State Circuits.

[9]  James F. Buckwalter,et al.  A 10 bit, 300 MS/s Nyquist Current-Steering Power DAC With 6 V$_{\rm PP}$ Output Swing , 2014, IEEE Journal of Solid-State Circuits.

[10]  M. Steyaert,et al.  A 130 nm CMOS 6-bit Full Nyquist 3 GS/s DAC , 2007, IEEE Journal of Solid-State Circuits.

[11]  Hae-Seung Lee,et al.  Output impedance requirements for DACs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[12]  Soon-Jyh Chang,et al.  A 6-bit Current-Steering DAC With Compound Current Cells for Both Communication and Rail-to-Rail Voltage-Source Applications , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.