A new method for junctionless transistors parameters extraction

This work proposes a new method for the extraction of the flatband voltage, effective nanowire width and doping concentration of junctionless nanowire transistors. The accurate extraction of such parameters is essential for the understating of the device behavior and for the prediction of its performance in circuits through analytical models. The method is validated using 3D numerical simulations and has been applied to experimental short-channel devices proving its applicability.

[1]  M. de Souza,et al.  Surface-Potential-Based Drain Current Analytical Model for Triple-Gate Junctionless Nanowire Transistors , 2012, IEEE Transactions on Electron Devices.

[2]  B. McCarthy,et al.  SOI gated resistor: CMOS without junctions , 2009, 2009 IEEE International SOI Conference.

[3]  J. Sallese,et al.  Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors , 2011, IEEE Transactions on Electron Devices.

[4]  Marcelo Antonio Pavanello,et al.  Substrate Bias Influence on the Operation of Junctionless Nanowire Transistors , 2014, IEEE Transactions on Electron Devices.

[5]  Michael Graef,et al.  Compact Model for Short-Channel Junctionless Accumulation Mode Double Gate MOSFETs , 2014, IEEE Transactions on Electron Devices.

[6]  Sylvain Barraud,et al.  Revisited parameter extraction methodology for electrical characterization of junctionless transistors , 2013 .

[7]  A. Gnudi,et al.  Theory of the Junctionless Nanowire FET , 2011, IEEE Transactions on Electron Devices.

[8]  Marcelo Antonio Pavanello,et al.  A physically-based threshold voltage definition, extraction and analytical model for junctionless nanowire transistors , 2013 .

[9]  Te-Kuang Chiang,et al.  A Quasi-Two-Dimensional Threshold Voltage Model for Short-Channel Junctionless Double-Gate MOSFETs , 2012, IEEE Transactions on Electron Devices.

[10]  O. Faynot,et al.  Scaling of Trigate Junctionless Nanowire MOSFET With Gate Length Down to 13 nm , 2012, IEEE Electron Device Letters.

[11]  Marcelo Antonio Pavanello,et al.  Threshold voltage in junctionless nanowire transistors , 2011 .

[12]  Jean-Pierre Colinge,et al.  FinFETs and Other Multi-Gate Transistors , 2007 .

[13]  M. Masahara,et al.  Electrical performances of junctionless-FETs at the scaling limit (LCH = 3 nm) , 2012, 2012 International Electron Devices Meeting.

[14]  Sung-Jin Choi,et al.  A Compact Model of Quantum Electron Density at the Subthreshold Region for Double-Gate Junctionless Transistors , 2012, IEEE Transactions on Electron Devices.

[15]  A. Kranti,et al.  Junctionless nanowire transistor (JNT): Properties and design guidelines , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[16]  Sylvain Barraud,et al.  Method for Extracting Doping Concentration and Flat-Band Voltage in Junctionless Multigate MOSFETs Using 2-D Electrostatic Effects , 2013, IEEE Electron Device Letters.