A Fifth-Order Continuous-Time Delta-Sigma

[1]  R. J. van de Plassche,et al.  A sixth-order continuous-time bandpass sigma-delta modulator for digital radio IF , 1999, IEEE J. Solid State Circuits.

[2]  Philippe Bénabès,et al.  A methodology for designing continuous-time sigma-delta modulators , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[3]  Kong-Pang Pun,et al.  A 0.5-V 74-dB SNDR 25-kHz Continuous-Time Delta-Sigma Modulator With a Return-to-Open DAC , 2007, IEEE Journal of Solid-State Circuits.

[4]  Takashi Morie,et al.  Design methods for pipeline & delta-sigma A-to-D converters with convex optimization , 2009, 2009 Asia and South Pacific Design Automation Conference.

[5]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[6]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ modulator with 67dB dynamic range in 10MHz bandwidth , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[7]  Akira Matsuzawa,et al.  A 5th-order delta-sigma modulator with single-opamp resonator , 2009, 2009 Symposium on VLSI Circuits.

[8]  Yukio Akazawa,et al.  Digital Correction Technique for Multi-Stage Noise-Shaping with an RC-Analog Integrator (Special Issue on Multimedia, Analog and Processing LSIs) , 1994 .

[9]  Fang Chen,et al.  Compensation of Finite GBW Induced Performance Loss on a Fifth-order Continuous-time Sigma-Delta Modulator , 2006, 2006 Canadian Conference on Electrical and Computer Engineering.

[10]  Lars Sundström,et al.  Design and Measurement of a CT $\Delta\Sigma$ ADC With Switched-Capacitor Switched-Resistor Feedback , 2009, IEEE Journal of Solid-State Circuits.

[11]  R. Schreier,et al.  Delta-sigma modulators employing continuous-time circuitry , 1996 .

[12]  Stefan Parkvall,et al.  Future-generation wireless networks , 2001, IEEE Wirel. Commun..

[13]  E. Sanchez-Sinencio,et al.  A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[14]  Ramin Zanbaghi,et al.  A novel low power hybrid loop filter for continuous-time sigma-delta modulators , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[15]  Michiel Steyaert,et al.  A Design-Optimized Continuous-Time Delta–Sigma ADC for WLAN Applications , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Michiel Steyaert,et al.  A 500kHz-10MHz multimode power-performance scalable 83-to-67dB DR CTΔΣ in 90 nm digital CMOS with flexible analog core circuitry , 2009, 2009 Symposium on VLSI Circuits.

[17]  Alan Kai-Hau Yeung,et al.  Challenges in the migration to 4G mobile systems , 2003, IEEE Commun. Mag..