论文信息 - A 2-path /spl Sigma//spl Delta/ modulator for bandpass applications

A 2-path /spl Sigma//spl Delta/ modulator for bandpass applications

This article presents a low-power bandpass sigma-delta modulator using a multibit quantizer (9 levels) and switched-capacitor DAC. The circuit is being manufactured in the 0.5 /spl mu/m CMOS technology to operate with a 3.3-/spl nu/ power supply. The sampling frequency Fs=24.576 MHz has been chosen to be equal to 4 times the intermediate frequency fo=6.144 MHz. Computer simulations revealed a SNR=60 dB (10 bits) with a bandwith of 1.536 MHz, that is to say OSR=8. The power consumption is evaluated at 25 mW and the integration surface at about 2 mm/sup 2/. The performance evaluation is based on the test results of a previous circuit designed on the same basis (a 1-bit 4th-order bandpass /spl Sigma//spl Delta/ modulator).

[1] Kenzo Watanabe,et al. Spike-free switched-capacitor circuits , 1987 .

[2] William Martin Snelgrove,et al. Switched-capacitor bandpass delta-sigma A/D modulation at 10.7 MHz , 1995, IEEE J. Solid State Circuits.

[3] G. Temes,et al. Analog MOS Integrated Circuits for Signal Processing , 1986 .

[4] Germano Nicollini,et al. A fully differential sample-and-hold circuit for high-speed applications , 1989 .

[5] R. Baird,et al. Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[6] S. Jantzi,et al. A fourth-order bandpass sigma-delta modulator , 1993 .

[7] Gabor C. Temes,et al. A high-resolution multibit Sigma Delta ADC with digital correction and relaxed amplifier requirements , 1993 .

[8] T. R. Viswanathan,et al. Switched-capacitor integrator with reduced sensitivity to amplifier gain , 1986 .

[9] Terri S. Fiez,et al. Stability analysis of high-order delta-sigma modulation for ADC's , 1994 .