Frame based multicast scheduling for buffered Clos-network switches

Buffered Clos-network switches have advantages of modularity and simplicity; however, they are limited to serious out-of-sequence problems, especially when serving multicast traffic. In this study, a frame-based multicast scheduling algorithm for memory-memory-memory Clos networks (FMClos) is proposed. Multicast cells are replicated at the first and last stages based on address-copy technology, which eliminates head-of-line (HoL) blocking and improves throughput performance. The frame-based scheduling scheme performed at the input module, as well as the buffered crossbar switch element adopted by the central module, contributes to reducing the out-of-sequence (OOS) cells. Simulation results show that FMClos scheme can achieve nearly 100% throughput. In comparison with existing algorithms, the proposed method decreases the proportion of OOS cells and considerably reduces resequencing delay under heavy traffic load.

[1]  H. Jonathan Chao,et al.  A practical and scalable congestion control scheme for high-performance multi-stage buffered switches , 2012, 2012 IEEE 13th International Conference on High Performance Switching and Routing.

[2]  Arun Kumar Sangaiah,et al.  Teaching and Learning in the Social Networking Sites Era , 2014 .

[3]  Fulong Yan,et al.  Achieving 100% Throughput for Integrated Uni- and Multicast Traffic without Speedup , 2017 .

[4]  Hong Liu,et al.  Jupiter Rising: A Decade of Clos Topologies and Centralized Control in Google's Datacenter Network , 2015, Comput. Commun. Rev..

[5]  H. Jonathan Chao,et al.  A Practical Large-Capacity Three-Stage Buffered Clos-Network Switch Architecture , 2016, IEEE Transactions on Parallel and Distributed Systems.

[6]  Xiong Li,et al.  Verifiable keyword search over encrypted cloud data in smart city , 2017, Comput. Electr. Eng..

[7]  Ruiqin Zhao,et al.  A Distributed Scheduling Algorithm Maintaining Cells Order for Three-Stage Clos Networks: A Distributed Scheduling Algorithm Maintaining Cells Order for Three-Stage Clos Networks , 2009 .

[8]  Yuanyuan Yang,et al.  Wide-Sense Nonblocking Clos Networks Under Packing Strategy , 1999, IEEE Trans. Computers.

[9]  Lotfi Mhamdi.  On the Integration of Unicast and Multicast Cell Scheduling in Buffered Crossbar Switches , 2009, IEEE Transactions on Parallel and Distributed Systems.

[10]  Roberto Rojas-Cessa,et al.  MCS: Buffered Clos-network switch with in-sequence packet forwarding , 2012, 2012 35th IEEE Sarnoff Symposium.

[11]  Zhen Zhou,et al.  Space-memory-memory architecture for CLOS-network packet switches , 2005, IEEE International Conference on Communications, 2005. ICC 2005. 2005.

[12]  Michael S. Berger,et al.  Out-of-sequence preventative cell dispatching for multicast input-queued space-memory-memory Clos-network , 2011, 2011 IEEE 12th International Conference on High Performance Switching and Routing.

[13]  Simin He,et al.  Multicast scheduling in buffered crossbar switches with multiple input queues , 2005, HPSR. 2005 Workshop on High Performance Switching and Routing, 2005..

[14]  Eiji Oki,et al.  Concurrent round-robin-based dispatching schemes for Clos-network switches , 2002, TNET.

[15]  Arun Kumar Sangaiah,et al.  A Robust Time Synchronization Scheme for Industrial Internet of Things , 2018, IEEE Transactions on Industrial Informatics.

[16]  R. Srikant,et al.  Padded Frames: A Novel Algorithm for Stable Scheduling in Load-Balanced Switches , 2008, 2006 40th Annual Conference on Information Sciences and Systems.

[17]  Eiji Oki,et al.  Memory-memory-memory Clos-network packet switches with in-sequence service , 2011, 2011 IEEE 12th International Conference on High Performance Switching and Routing.

[18]  Roberto Rojas-Cessa,et al.  Input- and Output-Based Shared-Memory Crosspoint-Buffered Packet Switches for Multicast Traffic Switching and Replication , 2008, 2008 IEEE International Conference on Communications.

[19]  Deng Pan,et al.  FIFO-based multicast scheduling algorithm for virtual output queued packet switches , 2005, IEEE Transactions on Computers.

[20]  Hao Yu.  A Novel Round-Robin Based Multicast Scheduling Algorithm for 100 Gigabit Ethernet Switches , 2010, 2010 INFOCOM IEEE Conference on Computer Communications Workshops.

[21]  Chong-Min Kyung,et al.  Three-Stage Clos-Network Switch Architecture with Buffered Center Stage for Multi-Class Traffic , 2006, J. Circuits Syst. Comput..

[22]  Yang Jun.  A Distributed Scheduling Algorithm Maintaining Cells Order for Three-Stage Clos Networks , 2008 .

[23]  H. Jonathan Chao,et al.  Performance analysis of a practical load balanced switch , 2009, 2006 Workshop on High Performance Switching and Routing.

[24]  Roberto Rojas-Cessa,et al.  Non-blocking memory-memory-memory Clos-network packet switch , 2011, 34th IEEE Sarnoff Symposium.

[25]  Jian Zhang,et al.  Providing 100% throughput in memory-memory-memory switches with in-sequence service , 2014, IET Commun..

[26]  Nick McKeown,et al.  Scheduling multicast cells in an input-queued switch , 1996, Proceedings of IEEE INFOCOM '96. Conference on Computer Communications.