Limiting cache-based side-channel in multi-tenant cloud using dynamic page coloring
暂无分享,去创建一个
Haibo Chen | Binyu Zang | Xiang Song | Jicheng Shi | Xiang Song | Haibo Chen | B. Zang | Jicheng Shi
[1] Vincent Rijmen,et al. A Side-Channel Analysis Resistant Description of the AES S-Box , 2005, FSE.
[2] Ruby B. Lee,et al. A novel cache architecture with enhanced performance and security , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.
[3] Jean-Pierre Seifert,et al. Software mitigations to hedge AES against cache-based software side channel vulnerabilities , 2006, IACR Cryptol. ePrint Arch..
[4] David K. Tam,et al. Managing Shared L2 Caches on Multicore Systems in Software , 2007 .
[5] Peter Davies,et al. The TLB slice-a low-cost high-speed address translation mechanism , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[6] Gil Neiger,et al. IntelŴVirtualization Technology: Hardware Support for Efficient Processor Virtualization , 2006 .
[7] Adi Shamir,et al. Cache Attacks and Countermeasures: The Case of AES , 2006, CT-RSA.
[8] Zhao Zhang,et al. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.
[9] Xiao Zhang,et al. Towards practical page coloring-based multicore cache management , 2009, EuroSys '09.
[10] Colin Percival. CACHE MISSING FOR FUN AND PROFIT , 2005 .
[11] Peter Davies,et al. The TLB slice—a low-cost high-speed address translation mechanism , 1990, ISCA '90.
[12] Yingwei Luo,et al. A Simple Cache Partitioning Approach in a Virtualized Environment , 2009, 2009 IEEE International Symposium on Parallel and Distributed Processing with Applications.
[13] Hovav Shacham,et al. Hey, you, get off of my cloud: exploring information leakage in third-party compute clouds , 2009, CCS.
[14] Daniel J. Bernstein,et al. Cache-timing attacks on AES , 2005 .
[15] Michael Stumm,et al. Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.