Reconfigurable 2.5 GHz phase-locked loop for system on chip applications

2.5 GHz phase-locked loop (PLL) suitable for system-on-the-chip (SOC) implementation is presented. PLL can be configured as a clock multiplication unit (CMU) or as a clock recovery unit (CRU) for data muxing or jitter clean-up applications. It uses a phase-frequency detector (PFD), a low voltage charge-pump, and a low power H-bridge output driver. Phase locked-loop architecture is of Type IV that results in superior performance for power supply rejection ratio (PSRR). The circuit has been implemented in 0.18 /spl mu/m standard CMOS process, occupies 1230 /spl mu/m by 248 /spl mu/m and dissipates 128 mW from a 1.8V power supply.

[1]  Sorin P. Voinigescu,et al.  A COMPARISON OF SILICON AND III–V TECHNOLOGY PERFORMANCE AND BUILDING BLOCK IMPLEMENTATIONS FOR 10 AND 40 Gb/s OPTICAL NETWORKING ICs , 2003 .

[2]  K. Lewis,et al.  A 62Gb/s backplane interconnect ASIC based on 3.1Gb/s serial-link technology , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  B. Razavi,et al.  A 10 Gb/s CMOS clock and data recovery circuit with frequency detection , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4]  U. Langmann,et al.  A 10-Gb/s eye-opening monitor IC for decision-guided adaptation of the frequency response of an optical receiver , 2000, IEEE Journal of Solid-State Circuits.

[5]  Sebastian Magierowski,et al.  Phase Locked Loop gain shaping for gigahertz operation , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  J. O'Neill,et al.  A 1.5 V 86 mW/ch 8-channel 622-3125 Mb/s/ch CMOS SerDes macrocell with selectable mux/demux ratio , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  Marek Syrzycki,et al.  Process and device requirements for mixed-signal integrated circuits in broadband networking , 2004 .

[8]  B. Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector , 2001, IEEE J. Solid State Circuits.

[9]  U. Langmann,et al.  A 10 Gb/s eye opening monitor IC for decision-guided optimization of the frequency response of an optical receiver , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[10]  Yong Jiang,et al.  A quad 3.125 Gb/s/channel transceiver with analog phase rotators , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[11]  Hideyuki Nosaka,et al.  A 10-Gb/s data-pattern independent clock and data recovery circuit with a two-mode phase comparator , 2003 .