An On-Chip NBTI Sensor for Measuring pMOS Threshold Voltage Degradation

Negative bias temperature instability (NBTI) is one of the most critical device reliability issues in sub-130 nm CMOS processes. In order to better understand the characteristics of this mechanism, accurate and efficient means of measuring its effects must be explored. In this work, we describe an on-chip NBTI degradation sensor using a delay-locked loop (DLL), in which the increase in pMOS threshold voltage due to NBTI stress is translated into a control voltage shift in the DLL for high sensing gain. The proposed sensor is capable of supporting both DC and AC stress modes. Measurements from a test chip fabricated in a 130 nm bulk CMOS process show an average gain of 10 in the operating range of interest, with measurement times in tens of microseconds possible for minimal unwanted threshold voltage recovery. NBTI degradation readings across a range of operating conditions are presented to demonstrate the flexibility of this system.

[1]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[3]  Shen-Iuan Liu,et al.  A wide-range delay-locked loop with a fixed latency of one clock cycle , 2002, IEEE J. Solid State Circuits.

[4]  A. Toriumi,et al.  NBTI mechanism in ultra-thin gate dielectric - nitrogen-originated mechanism in SiON , 2002, Digest. International Electron Devices Meeting,.

[5]  D. Kwong,et al.  Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling , 2002, IEEE Electron Device Letters.

[6]  D. Kwong,et al.  Dynamic NBTI of PMOS transistors and its impact on device lifetime , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[7]  J. Babcock,et al.  Transient effects and characterization methodology of negative bias temperature instability in pMOS transistors , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[8]  V. Huard,et al.  Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in PMOS transistors , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[9]  V. Huard,et al.  On-the-fly characterization of NBTI in ultra-thin gate oxide PMOSFET's , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[10]  T. Matsumoto.  High-resolution on-chip propagation delay detector for measuring within-chip variation , 2005, 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005..

[11]  S. Zafar.  Statistical mechanics based model for negative bias temperature instability induced degradation , 2005 .

[12]  Y. Yeo,et al.  Fast and slow dynamic NBTI components in p-MOSFET with SiON dielectric and their impact on device life-time and circuit application , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[13]  G. Ribes,et al.  New perspectives on NBTI in advanced technologies: modelling & characterization , 2005, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..

[14]  B.C. Paul,et al.  Impact of NBTI on the temporal performance degradation of digital circuits , 2005, IEEE Electron Device Letters.

[15]  T. Noguchi,et al.  A new method for precise evaluation of dynamic recovery of negative bias temperature instability , 2005, Proceedings of the 2005 International Conference on Microelectronic Test Structures, 2005. ICMTS 2005..

[16]  Yu Cao,et al.  Modeling and minimization of PMOS NBTI effect for robust nanometer design , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[17]  S. Demuynck,et al.  AC NBTI studied in the 1 Hz -- 2 GHz range on dedicated on-chip CMOS circuits , 2006, 2006 International Electron Devices Meeting.

[18]  H. Reisinger,et al.  On the impact of the NBTI recovery phenomenon on lifetime prediction of modern p-MOSFETs , 2006, 2006 IEEE International Integrated Reliability Workshop Final Report.

[19]  Jih-San Li,et al.  Effects of Delay Time and AC Factors on Negative Bias Temperature Instability of PMOSFETs , 2006, 2006 IEEE International Integrated Reliability Workshop Final Report.

[20]  C.H. Kim,et al.  An Analytical Model for Negative Bias Temperature Instability , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[21]  G. Ribes,et al.  Paradigm Shift for NBTI Characterization in Ultra-Scaled CMOS Technologies , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[22]  Y. Yeo,et al.  Characterization and Physical Origin of Fast Vth Transient in NBTI of pMOSFETs with SiON Dielectric , 2006, 2006 International Electron Devices Meeting.

[23]  Sachin S. Sapatnekar,et al.  Impact of NBTI on SRAM read stability and design for reliability , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[24]  M. Ketchen,et al.  Ring Oscillator Based Test Structure for NBTI Analysis , 2007, 2007 IEEE International Conference on Microelectronic Test Structures.

[25]  C.H. Kim,et al.  Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits , 2007, 2007 IEEE Symposium on VLSI Circuits.

[26]  F. Nouri,et al.  Physical Mechanism and Gate Insulator Material Dependence of Generation and Recovery of Negative-Bias Temperature Instability in p-MOSFETs , 2007, IEEE Transactions on Electron Devices.

[27]  Yu Cao,et al.  The Impact of NBTI on the Performance of Combinational and Sequential Circuits , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[28]  T. Grasser,et al.  The Universality of NBTI Relaxation and its Implications for Modeling and Characterization , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[29]  David Blaauw,et al.  Compact In-Situ Sensors for Monitoring Negative-Bias-Temperature-Instability Effect and Oxide Degradation , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[30]  John Keane,et al.  An On-Chip NBTI Sensor for Measuring pMOS Threshold Voltage Degradation , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.