Switching performance of low-voltage N-channel trench MOSFETs

Guidelines for optimising the switching behaviour of low-voltage (LV) n-channel trench MOSFETs are presented, with emphasis on the geometry and the doping profile. In our optimisation we focussed on three parameters: the specific on-resistance (R/sub ds,on/), the gate-drain charge density (Q/sub gd/) and the off-state breakdown voltage. We obtained by simulations for the 30 V control switch an R/sub ds,on/ of less than 10 m/spl Omega/.mm/sup 2/ and an R/sub ds,on//spl middot/Q/sub gd/ of less than 15 m/spl Omega/.nC (applied voltage V/sub dd/=12 V). The result is a stripe cell structure with a trench width of 0.15 /spl mu/m, a cell pitch of 1.0 /spl mu/m. For the 25 V synchronous rectifier we obtained in the same feature size figures-of-merit of 5 m/spl Omega/.mm/sup 2/ and 17 m/spl Omega/.nC.

[1]  Constantin Bulucea,et al.  Trench DMOS transistor technology for high-current (100 A range) switching , 1991 .

[2]  Young-June Park,et al.  Two-dimensional device simulation program: 2DP , 1985 .

[3]  G. Amaratunga,et al.  The behavior of very high current density power MOSFETs , 1997 .

[4]  G.A.M. Hurkx,et al.  Optimisation of N-Channel Trench MOS for Power Applications , 2000, 30th European Solid-State Device Research Conference.

[5]  D. Schumann,et al.  Vertical N-channel MOSFETs for extremely high density memories: the impact of interface orientation on device performance , 2001 .

[6]  Jifa Hao,et al.  An ultra dense trench-gated power MOSFET technology using a self-aligned process , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[7]  G. Amaratunga,et al.  The behaviour of very high current density power MOSFETs , 1996, 8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings.