Efficient statistical capacitance variability modeling with orthogonal principle factor analysis

Due to the ever-increasing complexity of VLSI designs and IC process technologies, the mismatch between a circuit fabricated on the wafer and the one designed in the layout tool grows ever larger. Therefore, characterizing and modeling process variations of interconnect geometry has become an integral part of analysis and optimization of modern VLSI designs. In this paper, we present a systematic methodology to develop a closed form capacitance model, which accurately captures the nonlinear relationship between parasitic capacitances and dominant global/local process variation parameters. The explicit capacitance representation applies the orthogonal principle factor analysis to greatly reduce the number of random variables associated with modeling conductor surface fluctuations while preserving the dominant sources of variations, and consequently the variational capacitance model can be efficiently utilized by statistical model order reduction and timing analysis tools. Experimental results demonstrate that the proposed method exhibits over 100/spl times/ speedup compared with Monte Carlo simulation while having the advantage of generating explicit variational parasitic capacitance models of high order accuracy.

[1]  Jacob K. White,et al.  FastCap: a multipole accelerated 3-D capacitance extraction program , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Raminderpal Singh FastCap: A Multipole Accelerated 3D Capacitance Extraction Program , 2002 .

[3]  Charlie Chung-Ping Chen,et al.  ICCAP: a linear time sparse transformation and reordering algorithm for 3D BEM capacitance extraction , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[4]  Jacob K. White,et al.  A multiparameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Bernard N. Sheehan Branch Merge Reduction of RLCM Networks , 2003, ICCAD 2003.

[6]  Sani R. Nassif,et al.  Modeling interconnect variability using efficient parametric model order reduction , 2005, Design, Automation and Test in Europe.

[7]  Kapur,et al.  IES/sup 3/: a fast integral equation solver for efficient 3-dimensional extraction , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[8]  E. Chiprout,et al.  Survey of model reduction techniques for analysis of package and interconnect models of high-speed designs , 1997, Electrical Performance of Electronic Packaging.

[9]  Weiping Shi,et al.  Sparse transformations and preconditioners for hierarchical 3-D capacitance extraction with multiple dielectrics , 2004, Proceedings. 41st Design Automation Conference, 2004..

[10]  A. Dengi,et al.  A sparse image method for BEM capacitance extraction , 1996, 33rd Design Automation Conference Proceedings, 1996.

[11]  Lawrence T. Pileggi,et al.  Asymptotic probability extraction for non-normal distributions of circuit performance , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[12]  Lawrence T. Pileggi,et al.  A sparse image method for BEM capacitance extraction , 1996, DAC '96.

[13]  Jacob K. White,et al.  A precorrected-FFT method for electrostatic analysis of complicated 3-D structures , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  L. M. M.-T. Theory of Probability , 1929, Nature.

[15]  Alper Demir,et al.  A stochastic integral equation method for modeling the rough surface effect on interconnect capacitance , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[16]  A. M. Mathai,et al.  Quadratic forms in random variables : theory and applications , 1992 .

[17]  Weiping Shi,et al.  A fast hierarchical algorithm for 3-D capacitance extraction , 1998, DAC.

[18]  L. Pileggi,et al.  Asymptotic probability extraction for non-normal distributions of circuit performance , 2004, ICCAD 2004.

[19]  Sachin S. Sapatnekar,et al.  Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal , 2003, ICCAD 2003.

[20]  David E. Long,et al.  IES3: a fast integral equation solver for efficient 3-dimensional extraction , 1997, ICCAD.

[21]  Gottlieb S. Oehrlein,et al.  Chemical Mechanical Planarization of Copper Damascene Structures , 2000 .

[22]  J. R. Phillips,et al.  A precorrected-FFT method for capacitance extraction of complicated 3-D structures , 1994, ICCAD '94.

[23]  Weiping Shi,et al.  A fast hierarchical algorithm for three-dimensional capacitanceextraction , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Lawrence T. Pileggi,et al.  Electromagnetic parasitic extraction via a multipole method with hierarchical refinement , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[25]  Jacob K. White,et al.  A multiscale method for fast capacitance extraction , 1999, DAC '99.