Making Use of Manufacturing Process Variations: A Dopingless Transistor Based-PUF for Hardware-Assisted Security

Time to market is a vital aspect of electronic product development. When it comes to device technology, the time needed for the device fabrication processes to stabilize is relatively long. At the early stages of any device technology development, manufacturing variations are extensive. They are inevitable and unpredictable. Such manufacturing variations can be used advantageously to improve security and protect hardware and software IP. A physical unclonable function (PUF) uses the device manufacturing variations to extract unique and non-replicable keys which can be used for various applications such as cryptography and IP protection. This paper presents a hybrid oscillator arbiter PUF which uses the manufacturing variations of dopingless field-effect transistors (DLFETs) to achieve non-replicability and the results are compared with the more established FinFETs. The scalability of DLFETs is higher compared to current transistor technologies and the power consumption is lower. There is a 25% reduction in power consumption when compared to a 14 nm FinFET technology. The PUF designs presented in this paper are speed-optimized and power-optimized hybrid oscillator arbiter PUFs. The power-optimal design can be deployed in systems where power consumption should be low and the speed-optimal design can be implemented when speed of operation plays a vital role. Hence, these two designs can be deployed in two different application domains of current technologies such as the of Internet of Things.

[1]  Saraju P. Mohanty,et al.  Novel FinFET Based Physical Unclonable Functions for Efficient Security Integration in the IoT , 2016, 2016 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS).

[2]  Saraju P. Mohanty,et al.  Everything You Wanted to Know About PUFs , 2017, IEEE Potentials.

[3]  John Ross Wallrabenstein.  Practical and Secure IoT Device Authentication Using Physical Unclonable Functions , 2016, 2016 IEEE 4th International Conference on Future Internet of Things and Cloud (FiCloud).

[4]  Sauvagya Ranjan Sahoo,et al.  A Modified Configurable RO PUF with Improved Security Metrics , 2015, 2015 IEEE International Symposium on Nanoelectronic and Information Systems.

[5]  Mark Mohammad Tehranipoor,et al.  ARO-PUF: An aging-resistant ring oscillator PUF design , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  J. Bokor,et al.  Sensitivity of double-gate and FinFETDevices to process variations , 2003 .

[7]  Maire O'Neill,et al.  Insecurity by Design: Today's IoT Device Security Problem , 2016 .

[8]  Jawar Singh,et al.  Temperature sensitivity analysis of dopingless charge-plasma transistor , 2016 .

[9]  Junction and doping-free transistors for future computing , 2016 .

[10]  Akashi Satoh,et al.  Quantitative and Statistical Performance Evaluation of Arbiter Physical Unclonable Functions on FPGAs , 2010, 2010 International Conference on Reconfigurable Computing and FPGAs.

[11]  Saraju P. Mohanty,et al.  Secure Multi-key Generation Using Ring Oscillator Based Physical Unclonable Function , 2016, 2016 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS).

[12]  B. Gleixner,et al.  A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[13]  Derek Abbott,et al.  Emerging Physical Unclonable Functions With Nanotechnology , 2016, IEEE Access.

[14]  G. Edward Suh,et al.  Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[15]  Lilian Bossuet,et al.  Design, Evaluation, and Optimization of Physical Unclonable Functions Based on Transient Effect Ring Oscillators , 2016, IEEE Transactions on Information Forensics and Security.

[16]  A. Kranti,et al.  Junctionless nanowire transistor (JNT): Properties and design guidelines , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[17]  Deepti Gola,et al.  A Threshold Voltage Model of Tri-Gate Junctionless Field-Effect Transistors Including Substrate Bias Effects , 2017, IEEE Transactions on Electron Devices.

[18]  Abhinav Kranti,et al.  Single transistor latch phenomenon in junctionless transistors , 2013 .

[19]  K. Mistry,et al.  The High-k Solution , 2007, IEEE Spectrum.

[20]  Minghua Tang,et al.  Surface-Potential-Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs , 2012, IEEE Transactions on Electron Devices.

[21]  Saraju P. Mohanty,et al.  Impact of Channel Hot Carrier Effect in Junction-and Doping-Free Devices and Circuits , 2016, IEEE Transactions on Electron Devices.

[22]  Abhranil Maiti,et al.  Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive , 2011, Journal of Cryptology.

[23]  Patrick Schaumont,et al.  A large scale characterization of RO-PUF , 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[24]  Elias Kougianos.  Nanoelectronic Mixed-Signal System Design [Book Reviews] , 2017, IEEE Consumer Electronics Magazine.

[25]  Karsten Beckmann,et al.  Techniques for Improved Reliability in Memristive Crossbar PUF Circuits , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[26]  Saraju P. Mohanty,et al.  An energy efficient sensor for thyroid monitoring through the IoT , 2016, 2016 17th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE).

[27]  Saraju P. Mohanty,et al.  Comparative analysis of double gate FinFET configurations for analog circuit design , 2013, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS).

[28]  Jawar Singh,et al.  Potential Benefits and Sensitivity Analysis of Dopingless Transistor for Low Power Applications , 2015, IEEE Transactions on Electron Devices.

[29]  Garrett S. Rose,et al.  Performance analysis of a memristive crossbar PUF design , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[30]  Saraju P. Mohanty,et al.  Nanoscale high-κ/metal-gate CMOS and FinFET based logic libraries , 2016 .

[31]  Saraju P. Mohanty,et al.  Making use of semiconductor manufacturing process variations: FinFET-based physical unclonable functions for efficient security integration in the IoT , 2017 .

[32]  Nicolas Sklavos.  Securing Communication Devices via Physical Unclonable Functions (PUFs) , 2013, ISSE.

[33]  Saraju P. Mohanty,et al.  Compact Behavioral Modeling and Time Dependent Performance Degradation Analysis of Junction and Doping Free Transistors , 2016, 2016 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS).