On the Fixed-Point Accuracy Analysis and Optimization of FFT Units with CORDIC Multipliers

Fixed-point Fast Fourier Transform (FFT) units are widely used in digital communication systems. The twiddle multipliers required for realizing large FFTs are typically implemented with the Coordinate Rotation Digital Computer (CORDIC) algorithm to restrict memory requirements. Recent approaches aiming to optimize the bit-widths of FFT units while satisfying a given maximum bound on Mean-Square-Error (MSE) mostly focus on the architectures with integer multipliers. They ignore the quantization error of coefficients, disabling them to analyze the exact error defined as the difference between the fixed-point circuit and the reference floating-point model. This paper presents an efficient analysis of MSE as well as an optimization algorithm for CORDIC-based FFT units, which is applicable to other Linear-Time-Invariant (LTI) circuits as well.

[1]  A. Sripad,et al.  A necessary and sufficient condition for quantization errors to be uniform and white , 1977 .

[2]  O. Sarbishei,et al.  Analysis of range and precision for fixed-point linear arithmetic circuits with feedbacks , 2010, 2010 IEEE International High Level Design Validation and Test Workshop (HLDVT).

[3]  Wayne Luk,et al.  The Multiple Wordlength Paradigm , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).

[4]  Vinod Subramaniam,et al.  Digital video broadcasting (DVB); framing structure, channel coding and modulation for digital terr , 2001 .

[5]  Nicola Nicolici,et al.  Bit-Width Allocation for Hardware Accelerators for Scientific Computing Using SAT-Modulo Theory , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  W. Luk,et al.  Truncation noise in fixed-point SFGs , 1999 .

[7]  Dae Won Kim,et al.  A 8192 complex point FFT/IFFT for COFDM modulation scheme in DVB-T system , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..

[8]  T. Sansaloni,et al.  FPGA-based radix-4 butterflies for HIPERLAN/2 , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[9]  Romuald Rocher,et al.  Analytical Fixed-Point Accuracy Evaluation in Linear Time-Invariant Systems , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  R. Makowitz,et al.  A commercial DVB-T demodulator chipset , 1997 .

[11]  Pierre Combelles,et al.  A receiver architecture conforming to the OFDM based digital video broadcasting standard for terrestrial transmission (DVB-T) , 1998, ICC '98. 1998 IEEE International Conference on Communications. Conference Record. Affiliated with SUPERCOMM'98 (Cat. No.98CH36220).

[12]  U. Jagdhold,et al.  A 64-point Fourier transform chip for high-speed wireless LAN application using OFDM , 2004, IEEE Journal of Solid-State Circuits.

[13]  C. Joanblanq,et al.  A fast single-chip implementation of 8192 complex point FFT , 1995 .

[14]  Robert W. Brodersen,et al.  Automated fixed-point data-type optimization tool for signal processing and communication systems , 2004, Proceedings. 41st Design Automation Conference, 2004..

[15]  W. Luk,et al.  Truncation noise in fixed-point SFGs [digital filters] , 1999 .

[16]  K. Sridharan,et al.  50 Years of CORDIC: Algorithms, Architectures, and Applications , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Truong Q. Nguyen,et al.  On the Fixed-Point Accuracy Analysis of FFT Algorithms , 2008, IEEE Transactions on Signal Processing.

[18]  Lin Yang,et al.  Design of a 3780-point IFFT processor for TDS-OFDM , 2002, IEEE Trans. Broadcast..

[19]  D. M. Chibisov,et al.  Distribution of rounding error in multiplication of two numbers on a fixed point computer , 1967 .

[20]  Bing Yang,et al.  Multiplierless fast Fourier transform architecture , 2007 .

[21]  Joseph R. Cavallaro,et al.  Numerical Accuracy and Hardware Tradeoffs for CORDIC Arithmetic for Special-Purpose Processors , 1993, IEEE Trans. Computers.

[22]  Cheng-Shing Wu,et al.  Modified vector rotational CORDIC (MVR-CORDIC) algorithm and architecture , 2001 .

[23]  Richard M. Jiang,et al.  An Area-Efficient FFT Architecture for OFDM Digital Video Broadcasting , 2007, IEEE Transactions on Consumer Electronics.

[24]  Yunho Jung,et al.  New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications , 2003, IEEE Trans. Consumer Electron..

[25]  O. Sarbishei,et al.  Analysis of precision for scaling the intermediate variables in fixed-point arithmetic circuits , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[26]  Nam Ik Cho,et al.  Fixed-point error analysis of CORDIC processor based on the variance propagation formula , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[27]  An-Yeu Wu,et al.  Mixed-scaling-rotation CORDIC (MSR-CORDIC) algorithm and architecture for high-performance vector rotational DSP applications , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Stefan A. Fechtel,et al.  Efficient FFT and equalizer implementation for OFDM receivers , 1999, IEEE Trans. Consumer Electron..

[29]  Marco Bekooij,et al.  Numerical Accuracy of Fast Fourier Transforms with CORDIC Arithmetic , 2000, J. VLSI Signal Process..

[30]  Chua-Chin Wang,et al.  A 2K/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers , 2005, 2005 Digest of Technical Papers. International Conference on Consumer Electronics, 2005. ICCE..