Soft-Error Tolerance and Mitigation in Asynchronous Burst-Mode Circuits

We discuss the problem of soft errors in asynchronous burst-mode machines (ABMMs), and we propose two solutions. The first solution is an error tolerance approach, which leverages the inherent functionality of Muller C-elements, along with a variant of duplication, to suppress all transient errors. The proposed method is more robust and less expensive than the typical triple modular redundancy error tolerance method and often even less expensive than previously proposed concurrent error detection methods, which only provide detection but no correction. The second solution is an error mitigation approach, which leverages a newly devised soft-error susceptibility assessment method for ABMMs, along with partial duplication, to suppress a carefully chosen subset of transient errors. Three progressively more powerful options for partial duplication select among individual gates, complete state/output logic cones, or partial state/output logic cones and enable efficient exploration of the tradeoff between the achieved soft-error susceptibility reduction and the incurred area overhead. Furthermore, a gate-decomposition method is developed to leverage the additional soft-error susceptibility reduction opportunities arising during conversion of a two-level ABMM implementation into a multilevel one. Extensive experimental results on benchmark ABMMs assess the effectiveness of the proposed methods in reducing soft-error susceptibility, and their impact on area, performance, and offline testability.

[1]  M. Baze,et al.  Attenuation of single event induced pulses in CMOS combinational logic , 1997 .

[2]  Tiziano Villa,et al.  A framework for satisfying input and output encoding constraints , 1991, 28th ACM/IEEE Design Automation Conference.

[3]  Régis Leveugle,et al.  Designing Resistant Circuits against Malicious Faults Injection Using Asynchronous Logic , 2006, IEEE Transactions on Computers.

[4]  Johan Karlsson,et al.  On latching probability of particle induced transients in combinational networks , 1994, Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing.

[5]  Alain J. Martin,et al.  SEU-tolerant QDI circuits [quasi delay-insensitive asynchronous circuits] , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[6]  Kartik Mohanram,et al.  Gate sizing to radiation harden combinational logic , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  M. Nicolaidis,et al.  Design for soft error mitigation , 2005, IEEE Transactions on Device and Materials Reliability.

[8]  Feng Shi,et al.  SPIN-TEST: automatic test pattern generation for speed-independent circuits , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[9]  Feng Shi,et al.  Enhancing Simulation Accuracy through Advanced Hazard Detection in Asynchronous Circuits , 2009, IEEE Transactions on Computers.

[10]  Chin-Long Wey,et al.  ASLCScan: A scan design technique for asynchronous sequential logic circuits , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[11]  Feng Shi,et al.  SPIN-SIM: logic and fault simulation for speed-independent circuits , 2004, 2004 International Conferce on Test.

[12]  Edward B. Eichelberger,et al.  Hazard Detection in Combinational and Sequential Switching Circuits , 1964, IBM J. Res. Dev..

[13]  Sujit Dey,et al.  Separate dual-transistor registers: a circuit solution for on-line testing of transient error in UDMC-IC , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[14]  Cecilia Metra,et al.  Novel transient fault hardened static latch , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[15]  Yiorgos Makris,et al.  Concurrent Error Detection Methods for Asynchronous Burst-Mode Machines , 2007, IEEE Transactions on Computers.

[16]  Niraj K. Jha,et al.  Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  David L. Dill,et al.  Exact two-level minimization of hazard-free logic with multiple-input changes , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Ming Zhang,et al.  Combinational Logic Soft Error Correction , 2006, 2006 IEEE International Test Conference.

[19]  Nur A. Touba,et al.  Cost-effective approach for reducing soft error failure rate in logic circuits , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[20]  Andreas G. Veneris,et al.  Seamless Integration of SER in Rewiring-Based Design Space Exploration , 2006, 2006 IEEE International Test Conference.

[21]  David E. Muller Asynchronous logics and application to information processing , 1962 .

[22]  Susmita Sur-Kolay,et al.  Fsimac: a fault simulator for asynchronous sequential circuits , 2000, Proceedings of the Ninth Asian Test Symposium.

[23]  John P. Hayes,et al.  Digital Simulation with Multiple Logic Values , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Prabhakar Raghavan,et al.  Randomized rounding: A technique for provably good algorithms and algorithmic proofs , 1985, Comb..

[25]  Mohamed I. Elmasry,et al.  Modeling and comparing CMOS implementations of the C-element , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[26]  C. L. Liu,et al.  SYNTHESIS OF SEQUENTIAL SWITCHING NETWORKS. , 1964 .

[27]  Vishwani D. Agrawal,et al.  Delay fault models and test generation for random logic sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[28]  Zoltán Ésik,et al.  Hazard Algebras , 2003, Formal Methods Syst. Des..

[29]  Steven M. Nowick,et al.  Sequential Optimization of Asynchronous and Synchronous Finite-State Machines: Algorithms and Tools , 2001 .

[30]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .

[31]  Luciano Lavagno,et al.  Synthesis for testability techniques for asynchronous circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..