3D Hardware Canaries
暂无分享,去创建一个
David Naccache | Sylvain Guilley | Jean-Luc Danger | Jacques-Henri Jourdan | Arthur Milchior | Stéphane Caron | Jean-Michel Cioranesco | Sébastien Briais | Thibault Porteboeuf
[1] İbrahim Siniksaran,et al. WOLFRAM Demonstrations Project , 2014 .
[2] John E. Karro,et al. Placement and Routing for Three-Dimensional FPGAs , 1996 .
[3] Kees G. W. Goossens,et al. Networks on silicon: combining best-effort and guaranteed services , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[4] Mau-Chung Frank Chang,et al. Reconfigurable interconnect for next generation systems , 2002, SLIP '02.
[5] Boris Skoric,et al. Read-Proof Hardware from Protective Coatings , 2006, CHES.
[6] Ryan Kastner,et al. A Qualitative Security Analysis of a New Class of 3-D Integrated Crypto Co-processors , 2012, Cryptography and Security.
[7] Kees G. W. Goossens,et al. Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip , 2003, DATE.
[8] E. H. Moore. On certain crinkly curves , 1900 .
[9] Jongsun Kim,et al. Design of an Interconnect Architecture and Signaling Technology for Parallelism in Communication , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] Kia Bazargan,et al. Placement and routing in 3D integrated circuits , 2005, IEEE Design & Test of Computers.
[11] Béla Bollobás,et al. Graph Theory: An Introductory Course , 1980, The Mathematical Gazette.
[12] G. G. Stokes. "J." , 1890, The New Yale Book of Quotations.