Rail to rail radiation hardened operational amplifier in standard CMOS technology with standard layout techniques

Abstract This work presents a rail-to-rail operational amplifier hardened by design against ionizing radiation at circuit level, using only standard layout techniques. Not changing transistor layout, for instance by using enclosed layout structures, allows design and simulation using the standard models provided by the foundry. The circuit was fabricated on a standard 0.35 μm CMOS process, and submitted to a total ionizing dose (TID) test campaign using a 60Co radiation source, at a dose rate of 0.5 rad(Si)/s, reaching a final accumulated dose of 500 krad(Si). The circuit proved to be radiation tolerant for the tested accumulated dose. The design practices used to mitigate TID effects are presented and discussed in detail.

[1]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[2]  G. Cervelli,et al.  Radiation-induced edge effects in deep submicron CMOS transistors , 2005, IEEE Transactions on Nuclear Science.

[3]  Allan H Johnston,et al.  Failure Modes and Hardness Assurance for Linear Integrated Circuits in Space Applications , 2010, IEEE Transactions on Nuclear Science.

[4]  Randall Milanowski,et al.  Characterization and Analyses of RadHard-by-Design CMOS Quad Operational Amplifiers , 2013, 2013 IEEE Radiation Effects Data Workshop (REDW).

[6]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[7]  R. Koga,et al.  Application of hardness-by-design methodology to radiation-tolerant ASIC technologies , 2000 .

[8]  A.L. Wilson,et al.  A new total-dose-induced parasitic effect in enclosed-geometry transistors , 2005, IEEE Transactions on Nuclear Science.

[9]  Johan H. Huijsing,et al.  Compact low-voltage power-efficient operational amplifier cells for VLSI , 1998, IEEE J. Solid State Circuits.

[10]  H.J. Barnaby,et al.  Total-Ionizing-Dose Effects in Modern CMOS Technologies , 2006, IEEE Transactions on Nuclear Science.

[11]  Federico Faccio,et al.  Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspects , 1999 .

[12]  Ron Hogervorst,et al.  A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries , 1994 .

[13]  Nathan Nowlin,et al.  A TOTAL-DOSE HARDENING-BY-DESIGN APPROACH FOR HIGH-SPEED MIXED-SIGNAL CMOS INTEGRATED CIRCUITS , 2004 .

[14]  Zhi Liu,et al.  Design of a Radiation Hardened DC-DC Boost Converter , 2010, 2010 2nd International Conference on Information Engineering and Computer Science.

[15]  W. T. Holman,et al.  Design issues for a radiation-tolerant digital-to-analog converter in a commercial 2.0-/spl mu/m BiCMOS process , 1997, RADECS 97. Fourth European Conference on Radiation and its Effects on Components and Systems (Cat. No.97TH8294).

[16]  Paul Leroux,et al.  Radiation effects upon the mismatch of identically laid out transistor pairs , 2011, 2011 IEEE ICMTS International Conference on Microelectronic Test Structures.