Temporary wafer bonding defect impact assessment on substrate thinning: Process enhancement through systematic defect track down

Among the technological developments pushed by the emergence of 3D-ICs, wafer thinning has become a key element in device processing over the past years. As volume increases, defects in the overall thinning process flow will become a major element of focus in the future. Indeed product wafers arriving at this point of process are of maximum value. Fundamental understanding of the potential defects and their impact on devices is therefore needed to minimize their recurrence.

[1]  Eric Beyne,et al.  Ultrathin wafer handling in 3D Stacked IC manufacturing combining a novel ZoneBOND™ temporary bonding process with room temperature peel debonding , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[2]  A. Jourdain,et al.  Integration of TSVs, wafer thinning and backside passivation on full 300mm CMOS wafers for 3D applications , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).