A framework for synthesis and verification of analog systems

In this paper we present a framework for synthesis and verification of analog systems. The famework is composed of a synthesis module and a verification module. Synthesis is in the form of architectural synthesis from behavioral specifications, and verification in the form of behavioral simulation of the synthesized architectures. The synthesis and verification techniques are implemented in an object-oriented paradigm, using anopen systems approach which enables customizing the target CAD framework. An Architecture Specification Language (ASL) is defined using the C++ programming language constructs. The integrated synthesis-verification framework provides for design space exploration enabling trade-offs in architectural as well as circuit technology characteristics. This paper focuses on the framework and implementation aspects of the architectural synthesis and verification methodology.

[1]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[2]  Rob A. Rutenbar Analog design automation: Where are we? Where are we going? , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[3]  C. Meixenberger,et al.  Towards an analog system design environment , 1989 .

[4]  R.W. Brodersen,et al.  MOS switched-capacitor filters , 1979, Proceedings of the IEEE.

[5]  Ping Yang,et al.  Transient sensitivity computation for MOSFET circuits , 1985, IEEE Transactions on Electron Devices.

[6]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[7]  Chi-Tsong Chen,et al.  Linear System Theory and Design , 1995 .

[8]  Peter Lloyd,et al.  Technology CAD for competitive products , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Resve Saleh,et al.  Analog hardware description languages , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[10]  P.R. Gray,et al.  OPASYN: a compiler for CMOS operational amplifiers , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Brian A. A. Antao,et al.  Behavioral simulation for analog system design verification , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Rob A. Rutenbar,et al.  Analog circuit synthesis for large, realistic cells: designing a pipelined A/D converter with ASTRX/OBLX , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[13]  Brian A. A. Antao,et al.  Techniques for synthesis of analog integrated circuits , 1992, IEEE Design & Test of Computers.

[14]  Rob A. Rutenbar,et al.  OASYS: a framework for analog circuit synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Kenneth W. Fiduk,et al.  Design methodology management—a CAD framework initiative perspective , 1991, DAC '90.

[16]  Edoardo Charbon,et al.  A Top-down, Constraint-Driven Design Methodology for Analog Integrated Circuits , 1993 .

[17]  Alberto L. Sangiovanni-Vincentelli,et al.  Steady-state methods for simulating analog and microwave circuits , 1990, The Kluwer international series in engineering and computer science.

[18]  David W. Knapp,et al.  The ADAM design planning engine , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Donald E. Thomas,et al.  Defining and Implementing a Multilevel Design Representation with Simulation Applications , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Emilian Stephen Ochotta Synthesis of high-performance analog cells in ASTRX/OBLX , 1994 .

[21]  Yannis Tsividis,et al.  Integrated continuous-time filter design - an overview , 1994, IEEE J. Solid State Circuits.

[22]  Rob A. Rutenbar,et al.  ASTRX/OBLX: Tools for Rapid Synthesis of High-Performance Analog Circuits , 1994, 31st Design Automation Conference.

[23]  Albert E. Ruehli,et al.  The modified nodal approach to network analysis , 1975 .

[24]  Stephen W. Director,et al.  An object oriented approach to CAD tool control [VLSI] , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  J. Gary Reid,et al.  Linear System Fundamentals: Continuous and Discrete, Classic and Modern , 1983 .

[26]  M. Barnes,et al.  Design methodology management , 1994 .

[27]  Georges Gielen,et al.  Symbolic analysis for automated design of analog integrated circuits , 1991, The Kluwer international series in engineering and computer science.

[28]  Brian A. A. Antao,et al.  ARCHGEN: Automated synthesis of analog systems , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[29]  Bjarne Stroustrup,et al.  The Annotated C++ Reference Manual , 1990 .

[30]  Randal E. Bryant,et al.  COSMOS: a compiled simulator for MOS circuits , 1987, DAC '87.

[31]  P. van der Wolf,et al.  Incorporating design flow management in a framework based CAD system , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[32]  Alberto L. Sangiovanni-Vincentelli,et al.  CADICS-cyclic analog-to-digital converter synthesis , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[33]  Rob A. Rutenbar,et al.  On the feasibility of synthesizing CAD software from specifications: generating maze router tools in ELF , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[34]  Rob A. Rutenbar,et al.  ACACIA: the CMU analog design system , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[35]  R. Rohrer The Generalized Adjoint Network and Network Sensitivities , 1969 .