A design methodology for SAR ADC optimal redundancy bit

This paper presents a design method of SAR ADC (Successive Approximation Register Analog-to-Digital Converter ADC) utilizing redundancy bits. In general, binary search algorithm is used as a conventional SAR ADC operation algorithm. It’s possible to realize a high-speed SAR ADC by using non-binary search algorithm which is realized by adding redundancy bits. However, the A/D conversion time varies depending on the number of redundancy bits. Therefore, in order that the conversion time is the shortest, it’s necessary that an appropriate amount of redundancy be added. We show a methodology of finding the appropriate number of redundancy bits.

[1]  Sang-Hyun Cho,et al.  A 550-$\mu\hbox{W}$ 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction , 2011, IEEE Journal of Solid-State Circuits.

[2]  Nobukazu Takai,et al.  SAR ADC Algorithm with Redundancy and Digital Error Correction , 2010, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[3]  Soon-Jyh Chang,et al.  A 5b 800MS/s 2mW asynchronous binary-search ADC in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Daisuke Kanemoto,et al.  A design technique for a high-speed SAR ADC using non-binary search algorithm and redundancy , 2013, 2013 Asia-Pacific Microwave Conference Proceedings (APMC).