A design methodology for SAR ADC optimal redundancy bit
暂无分享,去创建一个
[1] Sang-Hyun Cho,et al. A 550-$\mu\hbox{W}$ 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction , 2011, IEEE Journal of Solid-State Circuits.
[2] Nobukazu Takai,et al. SAR ADC Algorithm with Redundancy and Digital Error Correction , 2010, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[3] Soon-Jyh Chang,et al. A 5b 800MS/s 2mW asynchronous binary-search ADC in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[4] Daisuke Kanemoto,et al. A design technique for a high-speed SAR ADC using non-binary search algorithm and redundancy , 2013, 2013 Asia-Pacific Microwave Conference Proceedings (APMC).