A 1.8GHz CMOS continuous-time band-pass delta-sigma modulator for RF receivers

This paper presents a new band-pass undersampling delta-sigma modulator dedicated to multigigahertz frequencies. The proposed architecture is based on up-sampling in the feedback path to increase bandwidth of the DAC in the feedback. Because the analog-side IF is different from the digital-side IF in undersampling modulators, conversion of these IFs is a main problem in such design. The DAC used in the feedback path behaves as a lowpass filter that attenuates high frequency replicas of the analog IF. The underlying proposed architecture can receive high frequency carriers modulated with signals of bandwidth as large as 10 MHz modulated at 1.8 GHz. The paper discuss practical considerations that strongly influence the overall performance of this architecture.

[1]  H. Aboushady,et al.  Jitter effects in continuous-time /spl Sigma//spl Delta/ modulators with delayed return-to-zero feedback , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[2]  J. A. Wepman,et al.  Analog-to-digital converters and their applications in radio receivers , 1995, IEEE Commun. Mag..

[3]  Maurice G. Bellanger,et al.  A bandpass subsampled delta-sigma modulator for narrowband cellular mobile communications , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[4]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[5]  Mau-Chung Frank Chang,et al.  On-chip high-Q (>3000) transformer-type spiral inductors , 2002 .

[6]  A. Abidi.  Direct-conversion radio transceivers for digital communications , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.