A 900MHz direct ΔΣ receiver in 65nm CMOS

A 900 MHz direct-conversion receiver with a ΔΣ feedback loop to RF occupies an active area of 1.2 mm<sup>2</sup> in 65 nm CMOS. The concept prototype for low-band cellular operations achieves NF of 2.3 and 6.2 dB in conventional and ΔΣ modes, respectively, and out-of-band IIP3 up to ±4 dBm when the ΔΣ loop is active. The chip consumes 80 mW from a 1.2 V supply.

[1]  Hooman Darabi.  A Blocker Filtering Technique for Wireless Receivers , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Andreia Cathelin,et al.  A 1.3V 26mW 3.2GS/s undersampled LC bandpass ΣΔ ADC for a SDR ISM-band receiver in 130nm CMOS , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  A.A. Abidi,et al.  The Path to the Software-Defined Radio Receiver , 2007, IEEE Journal of Solid-State Circuits.

[4]  Jon Strange,et al.  Single-Chip Tri-Band WCDMA/HSDPA Transceiver without External SAW Filters and with Integrated TX Power Control , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Nikolaus Klemmer,et al.  A SAW-less multiband WEDGE receiver , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.