I/sub DDQ/ characterization in submicron CMOS

The effectiveness of I/sub DDQ/ testing requires appropriate discriminability of defective and non-defective quiescent currents. Consequently, the interest in characterizing these currents is growing. In this paper we focus our attention on the non-defective I/sub DDQ/ current characterization. The dependence of I/sub DDQ/ on the channel length spread in scaled down devices is examined. The I/sub DDQ/ distribution of a subthreshold current dominant technology is obtained. Finally, I/sub DDQ/ test limits depending on acceptable yield loss and standard deviation of the channel length are determined.

[1]  Yashwant K. Malaiya,et al.  Resolution Enhancement in IDDQ Testingfor Large ICs , 1994 .

[2]  Mark Storey,et al.  Microprocessor IDDQ Testing: A Case Study , 1995, IEEE Des. Test Comput..

[3]  Vivek De,et al.  Effects of random MOSFET parameter fluctuations on total power consumption , 1996, ISLPED.

[4]  Wojciech Maly,et al.  Current Signatures for Production Testing , 1996 .

[5]  I. C. Kizilyalli,et al.  High performance 3.3- and 5-V 0.5-/spl mu/m CMOS technology for ASIC's , 1995 .

[6]  Charles F. Hawkins,et al.  IDDQ testing: A review , 1992, J. Electron. Test..

[7]  Kazuo Horie,et al.  A complete substrate current model including band-to-band tunneling current for circuit simulation , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Mohamed I. Elmasry,et al.  Power dissipation analysis and optimization of deep submicron CMOS digital circuits , 1996, IEEE J. Solid State Circuits.

[9]  Antonio Rubio,et al.  Electrical model of the floating gate defect in CMOS ICs: implications on IDDQ testing , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  G. Crisenza,et al.  Manufacturability of low power CMOS technology solutions , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[11]  Wojciech Maly,et al.  Current signatures for production testing [CMOS ICs] , 1996, Digest of Papers 1996 IEEE International Workshop on IDDQ Testing.

[12]  C.F. Hawkins,et al.  Identifying defects in deep-submicron CMOS ICs , 1996, IEEE Spectrum.

[13]  H. Grubin.  The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[14]  M. Ray Mercer,et al.  Iddq test: sensitivity analysis of scaling , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[15]  Manoj Sachdev.  SeparateIDDQ testing of signal and bias paths in CMOS ICs for defect diagnosis , 1996, J. Electron. Test..

[16]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[17]  Wojciech Maly,et al.  Design of ICs applying built-in current testing , 1992, J. Electron. Test..

[18]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[19]  Víctor H. Champac,et al.  CURRENT VS. LOGIC TESTING OF GATE OXIDE SHORT, FLOATING GATE AND BRIDGING FAILURES IN CMOS , 1991, 1991, Proceedings. International Test Conference.

[20]  Yoshio Murakami,et al.  Separation and analysis of diffusion and generation components of pn junction leakage current in various silicon wafers , 1994 .

[21]  Joan Figueras,et al.  On estimating bounds of the quiescent current for I/sub DDQ/ testing , 1996, Proceedings of 14th VLSI Test Symposium.

[22]  Jerry M. Soden,et al.  High resolution I/sub DDQ/ characterization and testing-practical issues , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[23]  M. Ray Mercer,et al.  Iddq testing for high performance CMOS-the next ten years , 1996, Proceedings ED&TC European Design and Test Conference.

[24]  Carver Mead.  Scaling of MOS technology to submicrometer feature sizes , 1994, J. VLSI Signal Process..

[25]  John M. Acken,et al.  Standard cell library characterization for setting current limits for I/sub DDQ/ testing , 1996, Digest of Papers 1996 IEEE International Workshop on IDDQ Testing.