Impact of Fin Width Scaling on RF/Analog Performance of Junctionless Accumulation-Mode Bulk FinFET

In this article, the RF and analog performance of junctionless accumulation-mode bulk FinFETs is analyzed by employing the variation of fin width so that it can be used as a high-efficiency RF integrated circuit design. The RF/analog performance evaluation has been carried out using the ATLAS 3D device simulator in terms of evaluation of figure-of-merits metrics such as transconductance (gm), gate-to-source/drain capacitances (Cgg), cutoff frequency (fT), and maximum frequency of oscillation (fmax). Apart from RF/analog performance investigation, the variation of ON-current to OFF-current ratio (ION/IOFF) and transconductance generation factor (gm/Ids) have also been carried out. From this study, it is observed that smaller fin width of the device improves its performance.

[1]  Roy P. Paily,et al.  A Dual-Material Gate Junctionless Transistor With High- $k$ Spacer for Enhanced Analog Performance , 2014, IEEE Transactions on Electron Devices.

[2]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[3]  In Man Kang,et al.  Design Optimization of Silicon-based Junctionless Fin-type Field-Effect Transistors for Low Standby Power Technology , 2013 .

[4]  Victor Moroz,et al.  Fin bending due to stress and its simulation , 2013, 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[5]  Sung-Jin Choi,et al.  A Full-Range Drain Current Model for Double-Gate Junctionless Transistors , 2011, IEEE Transactions on Electron Devices.

[6]  Chenming Hu,et al.  New industry standard FinFET compact model for future technology nodes , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[7]  Dheeraj Sharma,et al.  Analyses of DC and analog/RF performances for short channel quadruple-gate gate-all-around MOSFET , 2015, Microelectron. J..

[8]  Chi-Woo Lee,et al.  High-Temperature Performance of Silicon Junctionless MOSFETs , 2010, IEEE Transactions on Electron Devices.

[9]  Abhinav Kranti,et al.  Volume accumulated double gate junctionless MOSFETs for low power logic technology applications , 2014, Fifteenth International Symposium on Quality Electronic Design.

[10]  Jean-Pierre Colinge,et al.  Performance estimation of junctionless multigate transistors , 2010 .

[11]  A. Kranti,et al.  Junctionless nanowire transistor (JNT): Properties and design guidelines , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[12]  Denis Flandre,et al.  FinFET analogue characterization from DC to 110 GHz , 2005 .

[13]  Willy Sansen,et al.  Impact of fin width on digital and analog performances of n-FinFETs , 2007 .

[14]  Denis Flandre,et al.  Mobility characterization in FinFETs using split C-V technique , 2005 .

[15]  Sung-Jin Choi,et al.  Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors , 2011, IEEE Electron Device Letters.

[16]  Impact of channel width on back biasing effect in tri-gate MOSFET , 2014 .

[17]  A. Gnudi,et al.  Theory of the Junctionless Nanowire FET , 2011, IEEE Transactions on Electron Devices.

[18]  Sylvain Barraud,et al.  Low-temperature electrical characterization of junctionless transistors , 2013 .

[19]  M. Armstrong,et al.  Comparison of Junctionless and Conventional Trigate Transistors With $L_{g}$ Down to 26 nm , 2011, IEEE Electron Device Letters.

[20]  Seok-Hee Lee,et al.  Origin of Device Performance Enhancement of Junctionless Accumulation-Mode (JAM) Bulk FinFETs With High- $\kappa $ Gate Spacers , 2014, IEEE Electron Device Letters.

[21]  Aaron Thean,et al.  Superior Reliability of Junctionless pFinFETs by Reduced Oxide Electric Field , 2014, IEEE Electron Device Letters.

[22]  O. Faynot,et al.  Parasitic bipolar impact in 32nm undoped channel Ultra-Thin BOX (UTBOX) and biased ground plane FDSOI high-k/metal gate technology , 2011, 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[23]  Chenming Hu,et al.  Sub 50-nm FinFET: PMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[24]  J.-P. Raskin,et al.  Optimizing FinFET geometry and parasitics for RF applications , 2008, 2008 IEEE International SOI Conference.

[25]  Jerry G. Fossum,et al.  Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET's , 1991 .

[26]  M. Chan,et al.  Gate resistance modeling of multifin MOS devices , 2006, IEEE Electron Device Letters.

[27]  Abhinav Kranti,et al.  Junctionless Transistors: Physics and Properties , 2011 .

[28]  Sudeb Dasgupta,et al.  Impact of dual-k spacer on analog performance of underlap FinFET , 2012, Microelectron. J..

[29]  C.K. Sarkar,et al.  Influence of Channel and Gate Engineering on the Analog and RF Performance of DG MOSFETs , 2010, IEEE Transactions on Electron Devices.

[30]  Jin Soo Kim,et al.  First Demonstration of Junctionless Accumulation-Mode Bulk FinFETs With Robust Junction Isolation , 2013, IEEE Electron Device Letters.

[31]  Emanuele Baravelli,et al.  Fin shape fluctuations in FinFET: Correlation to electrical variability and impact on 6-T SRAM noise margins , 2009 .

[32]  Paolo Magnone,et al.  Implications of fin width scaling on variability and reliability of high-k metal gate FinFETs , 2010 .

[33]  Soha Hassoun,et al.  Fin Shape Impact on FinFET Leakage With Application to Multithreshold and Ultralow-Leakage FinFET Design , 2014, IEEE Transactions on Electron Devices.