论文信息 - Layout options for stability tuning of SRAM cells in multi-gate-FET technologies

Layout options for stability tuning of SRAM cells in multi-gate-FET technologies

We present an investigation of different layout options for multi-gate-FET (MuGFET) SRAM cell design. Measurement results for four different core cell layouts are shown. Two different gate stacks using single mid-gap metal gates and HfSiON/SiON gate oxides were investigated. Static noise margins (SNM) of 210 mV have been measured at IV VDD. Trade-offs for MuGFET SRAM cell design are explored. The impact on cell area and scalability is examined.

[1] Karim Cherkaoui,et al. Intrinsic Advantages of SOI Multiple-Gate MOSFET (MuGFET) for Low Power Applications , 2007 .

[2] R. Rooyackers,et al. A Low-Power Multi-Gate FET CMOS Technology with 13.9ps Inverter Delay, Large-Scale Integrated High Performance Digital Circuits and SRAM , 2007, 2007 IEEE Symposium on VLSI Technology.

[3] S. Takagi,et al. On the Universality of Inversion Layer Mobility in Si Mosfet's: Part 11-effects of Surface Orientation , 1994 .

[4] Min Yang,et al. CMOS circuit performance enhancement by surface orientation optimization , 2004 .

[5] O. Gluschenkov,et al. Performance dependence of CMOS on silicon substrate orientation for ultrathin oxynitride and HfO2 gate dielectrics , 2003, IEEE Electron Device Letters.

[6] Zheng Guo,et al. FinFET-based SRAM design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[7] S. Takagi,et al. On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration , 1994 .

[8] D. Monroe,et al. Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs , 2000, IEEE Electron Device Letters.