A High-Speed Energy-Efficient Segmented Prequantize and Bypass DAC for SAR ADCs

This brief presents an energy-efficient high-speed digital-to-analog converter structure that is implemented in a 10-bit 150-MS/s successive approximation register (SAR) analog-to-digital converter (ADC). To reduce energy consumption and improve ADC linearity, a segmented prequantize and bypass architecture is proposed to avoid unnecessary switching of high-weight capacitors based on the results of prequantization. To eliminate possible conversion error caused by parasitic capacitance and provide redundancy, two extra capacitors are inserted. A prototype 10-bit 150-MS/s SAR ADC with the proposed architecture is implemented in a standard 65-nm CMOS technology. According to the simulation, the ADC achieves a spurious-free dynamic range of 83.64 dB and an effective number of bits of 9.52 bits with only 1.20 mW power consumption at a 1.2-V supply, resulting in a figure of merit of 10.9 fJ/conversion-step.

[1]  Hsin-Shu Chen,et al.  11.2 A 0.85fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[2]  Rui Paulo Martins,et al.  A 0.024 mm2 4.9 fJ 10-bit 2 MS/s SAR ADC in 65 nm CMOS , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[3]  Patrick Chiang,et al.  A Single-Channel, 1.25-GS/s, 6-bit, 6.08-mW Asynchronous Successive-Approximation ADC With Improved Feedback Delay in 40-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[4]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[5]  Chung-Ming Huang,et al.  A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18µm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[6]  Jon Guerber,et al.  Merged capacitor switching based SAR ADC with highest switching energy-efficiency , 2010 .

[7]  D. Draxelmayr,et al.  A 6b 600MHz 10mW ADC array in digital 90nm CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[8]  Soon-Jyh Chang,et al.  A 1-µW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications , 2012, IEEE Journal of Solid-State Circuits.

[9]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[10]  Qiang Li,et al.  A 10-bit 150MS/s SAR ADC with parallel segmented DAC in 65nm CMOS , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).