Test generation for ultra-large circuits using ATPG constraints and test-pattern templates

When creating scan-based ATPG patterns: it is often necessary to constrain those patterns to satisfy certain conditions such as avoiding bus contention. A method is described that supports defining general pattern restrictions that are partitioned to allow efficient test generation.

[1]  Kozo Kinoshita,et al.  Test Generation for Scan Design Circuits with Tri-State Modules and Bidirectional Terminals , 1983, 20th Design Automation Conference Proceedings.

[2]  Yasuhiko Sasaki,et al.  Lean integration: achieving a quantum leap in performance and cost of logic LSIs , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[3]  Mario H. Konijnenburg,et al.  Test generation and three-state elements, buses, and bidirectionals , 1994, Proceedings of IEEE VLSI Test Symposium.

[4]  Mario H. Konijnenburg,et al.  Test pattern generation with restrictors , 1993, Proceedings of IEEE International Test Conference - (ITC).

[5]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[6]  Mario H. Konijnenburg,et al.  Compact test sets for industrial circuits , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[7]  Peter Wohl,et al.  Testing "untestable" faults in three-state circuits , 1996, Proceedings of 14th VLSI Test Symposium.

[8]  T. Yamanaka,et al.  A 1.5 ns 32 b CMOS ALU in double pass-transistor logic , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  Peter Lidén,et al.  Switch-level modeling of transistor-level stuck-at faults , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[10]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[11]  Mario H. Konijnenburg,et al.  Parallel pattern fast fault simulation for three-state circuits and bidirectional I/O , 1994, Proceedings., International Test Conference.

[12]  A. J. van de Goor,et al.  Automatic test pattern generation for industrial circuits with restrictors , 1995 .