Partial Core Encryption for Performance-Efficient Test of SOCs

The isolation of a core through full I/O scan helps ease SOC test challenges;yet the performance of high-speed SOCs is significantly hampered.We propose a partial core encryption methodology wherein thecore vendor unveils only a small part of the core logic, successfully satisfyingcore IP protection requirements. Once the partially encryptedcores are merged into an SOC, the system integrator performs test generationon the visible SOC logic only, greatly reducing the test generationeffort expended. By utilizing the test data provided by the core vendoras well, the SOC integrator can test the SOC with no performancedegradation. We present an efficient fault analysis based core encryptionalgorithm which is guided by judiciously computed testability measures.The experimental results confirm the significantly high encryption levelsattained by the proposed encryption algorithm.

[1]  Prab Varma,et al.  A unifying methodology for intellectual property and custom logic testing , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[2]  Yervant Zorian,et al.  Testing embedded-core based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  Sujit Dey,et al.  A low overhead design for testability and test generation technique for core-based systems-on-a-chip , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[5]  Nur A. Touba,et al.  Using Partial Isolation Rings to Test Core-Based Designs , 1997, IEEE Des. Test Comput..

[6]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[7]  Kaushik De,et al.  Test methodology for embedded cores which protects intellectual property , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).