A micropower log-domain filter using enhanced lateral PNPs in a 0.25 /spl mu/m CMOS process

A 2/sup nd/ order low-pass log-domain filter is fabricated in a 0.25 /spl mu/m CMOS technology using enhanced lateral bipolar transistors. pMOS devices operating in accumulation are used for the integration capacitors. The filter when tuned to a bandwidth of 22 kHz, consumes 4.1 /spl mu/W from a 1.5 V supply and has an r.m.s. output noise of 0.25 nA. The filter's SNR at 1% THD is 56.1 dB and its maximum S/(N+THD) is 44.9 dB. The chip occupies 0.085 mm/sup 2/.

[1]  D. R. Frey,et al.  Log-domain filtering: An approach to current-mode fil-tering , 1993 .

[2]  D. Python,et al.  A micropower class AB CMOS log-domain filter for DECT applications , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[3]  Christofer Toumazou,et al.  Micropower log-domain filter for electronic cochlea , 1994 .

[4]  C. C. Enz,et al.  A 1.2-V low-power BiCMOS class AB log-domain filter , 1997, IEEE J. Solid State Circuits.

[5]  A.-J. Annema,et al.  Low-power bandgap references featuring DTMOSTs , 1999, Proceedings of the 24th European Solid-State Circuits Conference.

[6]  S. Simon Wong,et al.  High-gain lateral bipolar action in a MOSFET structure , 1991 .