A novel high write speed, low power, read-SNM-free 6T SRAM cell

In the nano-scaled technologies, increasing sub-threshold leakage, dynamic power and degrading SNM pose major hurdle for future generation circuits, especially in SRAM arrays. In this paper, a novel high write speed, low power, read-SNM-free 6T SRAM cell is presented. Simulation using 128 times 16 SRAM array in 90 nm CMOS technology shows that the cell can achieve 64% faster write operation than the conventional cell. Experimental results show that the write and read energy of the proposed cell are 76.8% and 53% lesser than the conventional cell respectively. Write precharge energy for the proposed cell is almost 81% less than that of conventional cell. During read operation, the proposed cell does not induce any noise at data nodes (dasiaQpsila & dasiaQbarpsila) which makes it a read-SNM-free design.

[1]  Duane S. Boning,et al.  Inter- and intra-die polysilicon critical dimension variation , 1996, Advanced Lithography.

[2]  Mahmut T. Kandemir,et al.  Dynamic Scratch-Pad Memory Management for Irregular Array Access Patterns , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[3]  Yu Cao,et al.  Mapping statistical process variations toward circuit performance variability: an analytical modeling approach , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[4]  Narayanan Vijaykrishnan,et al.  Low-leakage robust SRAM cell design for sub-100nm technologies , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[5]  A. Sil,et al.  A Novel 90nm 8T SRAM Cell With Enhanced Stability , 2007, 2007 IEEE International Conference on Integrated Circuit Design and Technology.

[6]  Anna W. Topol,et al.  Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[7]  Hamid Mahmoodi,et al.  Robust Sense Amplifier Design under Random Dopant Fluctuations in Nano-Scale CMOS Technologies , 2006, 2006 IEEE International SOC Conference.

[8]  Yuan Xie,et al.  Low-leakage robust SRAM cell design for sub-100nm technologies , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[9]  Kaushik Roy,et al.  Circuit-aware Device Design Methodology for Nanometer Technologies: A Case Study for Low Power SRAM Design , 2006, Proceedings of the Design Automation & Test in Europe Conference.