A high-speed 16-kbit n-MOS random-access memory

This paper presents one version of a high-speed 16-kbit dynamic MOS random-access memory (RAM). This memory utilizes a one transistor cell with an area of 22/spl times/36 /spl mu/m/SUP 2/ which is fabricated using advanced n-channel silicon-gate MOS technology (5-/spl mu/m photolithography). The main feature of the design is a sense circuitry scheme, which allows a high speed (read access time of 200 ns) with low-power dissipation (600 mW at the 400-ns cycle time). The fully decoded memory is fabricated on a 5/spl times/7 mm/SUP 2/ chip and is assembled in a 22-lead ceramic dual-in-line package.

[1]  A. Renninger,et al.  A 16K dynamic RAM , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  K. U. Stein,et al.  A 1-mil/SUP 2/ single-transistor memory cell in n silicon-gate technology , 1973 .

[3]  M.S. Ebel,et al.  A 4096-bit high-speed emitter-coupled-logic (ECL) compatible random-access memory , 1975, IEEE Journal of Solid-State Circuits.

[4]  R. C. Foss,et al.  Peripheral circuits for one-transistor cell MOS RAM's , 1975 .