State-holding in Look-Up Tables: application to asynchronous logic

The integrated systems today require flexibility, performance and reconfigurability. The trends in this domain lead to integrate on a single chip different processing cores, communication units and reconfigurable logic. Therefore the systems-on-chip (SoC) can embed programmable logic. In order to challenge the reconfigurability paradigm for special issues such as communication, synchronization or security, the asynchronous logic is a very promising approach. Nevertheless, the standard programmable logic blocks are not well-suited to map asynchronous circuits. The goal of this study is to define a more adequate programmable structure to implement asynchronous designs on SoCs embedding a reconfigurable part. This work is part of a larger project which includes the design of an embedded programmable logic device (e-PLD) dedicated to the implementation of clockless circuits. The more robust and reliable asynchronous circuits are quasi-delay insensitive. These circuits are mainly constructed with Muller gates. The paper presents a new look-up table (LUT) architecture well-adapted to the Muller gate implementation. This new LUT allows the combination of a single memory-point with combinational logic. This programmable memory is realized thanks to an optional feedback structure. This architecture has been evaluated in CMOS, pass-transistor logic and 3-state logic which is a non-conventional way to design LUTs. The simulations report detailed comparisons between the different logic styles and demonstrate for equivalent power consumption a higher speed for 3-state logic

[1]  Jonathan Rose,et al.  The Design of an SRAM-Based Field-Programmable Gate Array — Part I : Architecture , 1999 .

[2]  Bo Gao.  A globally asynchronous locally synchronous configurable array architecture for algorithm embeddings , 1996 .

[3]  M. Renaudin,et al.  FPGA architecture for multi-style asynchronous logic [full-adder example] , 2005, Design, Automation and Test in Europe.

[4]  P. Chow,et al.  The design of an SRAM-based field-programmable gate array. I. Architecture , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Siamak Mohammadi,et al.  AMULET3i-an asynchronous system-on-chip , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[6]  Kapilan Maheswaran Venkatesh Akella.  PGA-STC: programmable gate array for implementing self-timed circuits , 1998 .

[7]  Pascal Vivet,et al.  A new contactless smart card IC using an on-chip antenna and an asynchronous microcontroller , 2001 .

[8]  Carl Ebeling,et al.  MONTAGNE: An FPL for Synchronous and Asynchronous Circuits , 1992, FPL.

[9]  Karl Papadantonakis,et al.  The Lutonium: a sub-nanojoule asynchronous 8051 microcontroller , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[10]  R. Guerrieri,et al.  Low leakage design of LUT-based FPGAs , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[11]  Marc Renaudin,et al.  ASPRO-216: a standard-cell Q.D.I. 16-bit RISC asynchronous microprocessor , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[12]  P. Chow,et al.  The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Laurent Fesquet,et al.  Implementing Asynchronous Circuits on LUT Based FPGAs , 2002, FPL.

[14]  Marc Renaudin,et al.  Asynchronous circuits and systems: a promising design alternative , 2000 .

[15]  Laurent Fesquet,et al.  A programmable logic architecture for prototyping clockless circuits , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[16]  John Teifel,et al.  Highly pipelined asynchronous FPGAs , 2004, FPGA '04.

[17]  Robert Payne,et al.  Self-timed field programmmable gate array architectures , 1997 .

[18]  Carl Ebeling,et al.  TRIPTYCH: An FPGA Architecture with Integrated Logic and Routing , 1992 .

[19]  Peter Thomas,et al.  An architecture for asynchronous FPGAs , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).

[20]  Paul I. Pénzes,et al.  The design of an asynchronous MIPS R3000 microprocessor , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.