Bitstream Encryption and Authentication Using AES-GCM in Dynamically Reconfigurable Systems
暂无分享,去创建一个
Kenji Toda | Akashi Satoh | Hirofumi Sakane | Yohei Hori | Y. Hori | H. Sakane | K. Toda | Akashi Satoh | Hirofumi Sakane
[1] Mihir Bellare,et al. EAX: A Conventional Authenticated-Encryption Mode , 2003, IACR Cryptol. ePrint Arch..
[2] Saar Drimer,et al. Authentication of FPGA Bitstreams: Why and How , 2007, ARC.
[3] John Viega,et al. The Security and Performance of the Galois/Counter Mode (GCM) of Operation , 2004, INDOCRYPT.
[4] Guy Gogniat,et al. Software Radio and Dynamic Reconfiguration on a DSP/FPGA platform , 2004 .
[5] Kenji Toda,et al. A Secure Content Delivery System Based on a Partially Reconfigurable FPGA , 2008, IEICE Trans. Inf. Syst..
[6] Morris J. Dworkin,et al. SP 800-38D. Recommendation for Block Cipher Modes of Operation: Galois/Counter Mode (GCM) and GMAC , 2007 .
[7] Charles E. Stroud,et al. Dynamic fault tolerance in FPGAs via partial reconfiguration , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).
[8] Lilian Bossuet,et al. Dynamically configurable security for SRAM FPGA bitstreams , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..
[9] Jürgen Becker,et al. Dynamic and Partial FPGA Exploitation , 2007, Proceedings of the IEEE.
[10] D. McGrew,et al. The Galois/Counter Mode of Operation (GCM) , 2005 .
[11] Jeff Mason,et al. Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs , 2006, 2006 International Conference on Field Programmable Logic and Applications.
[12] Takeshi Sugawara,et al. High-Speed Pipelined Hardware Architecture for Galois Counter Mode , 2007, ISC.
[13] Morris J. Dworkin,et al. SP 800-38A 2001 edition. Recommendation for Block Cipher Modes of Operation: Methods and Techniques , 2001 .
[14] Morris J. Dworkin,et al. Recommendation for Block Cipher Modes of Operation: Methods and Techniques , 2001 .
[15] Walter Stechele,et al. Using Partial-Run-Time Reconfigurable Hardware to accelerate Video Processing in Driver Assistance System , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[16] Kris Gaj,et al. Secure partial reconfiguration of FPGAs , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..
[17] Akashi Satoh. High-Speed Parallel Hardware Architecture for Galois Counter Mode , 2007, 2007 IEEE International Symposium on Circuits and Systems.