论文信息 - Power-stable code based dpa resistant method realizing on AES cryptographic circuit

Power-stable code based dpa resistant method realizing on AES cryptographic circuit

This paper proposes a power-stable code based DPA resistant technique for AES encryption circuit. The power-stable code is adopted to stabilize the leaked power consumption of key logic circuit. In this paper, the circuits of Addroundkey is designed with the proposed technique for standard AES algorithm. The real-time power consumption of designed circuits are recorded from oscilloscope. DPA attack is implemented in Matlab and the power analysis shows the power-stable code technique effectively eliminates the peak of differential power consumption waveform which usually appears in conventional AES circuits.

Zhaoxia Jing | Jiatong Li | Xiaoyong He | Tenghui Lu | Jingcong Wu

[1] I. Verbauwhede,et al. A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[2] Paul C. Kocher,et al. Differential Power Analysis , 1999, CRYPTO.

[3] Marc Joye,et al. On Second-Order Differential Power Analysis , 2005, CHES.

[4] Lilian Bossuet,et al. Implementation of DPA Attacks on Flash-Based FPGA Hardware AES Cipher and Proposal of a Novel Correlated Power Noise Generator Countermeasures , 2011 .