Programming models for hybrid FPGA-cpu computational components: a missing link

Emerging hybrid chips containing cpu and FPGA components are an exciting new development promising commercial off-the-shelf economies of scale, while also supporting hardware customization.

[1]  David R. Butenhof.  Programming with POSIX threads , 1993 .

[2]  B. Srinivasan,et al.  A firm real-time system implementation using commercial off-the-shelf hardware and free software , 1998, Proceedings. Fourth IEEE Real-Time Technology and Applications Symposium (Cat. No.98TB100245).

[3]  Maya Gokhale,et al.  Stream-oriented FPGA computing in the Streams-C high level language , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[4]  Edward A. Lee,et al.  What's Ahead for Embedded Software? , 2000, Computer.

[5]  Perry Alexander,et al.  Rosetta: Semantic Support for Model-Centered Systems-Level Design , 2001, Computer.

[6]  Edward A. Lee,et al.  Overview of the Ptolemy project , 2001 .

[7]  David L. Andrews,et al.  Using the Multi-Threaded Computation Model as a Unifying Framework for Hardware-Software Co-Design and Implementation , 2003, 2003 The Ninth IEEE International Workshop on Object-Oriented Real-Time Dependable Systems.

[8]  Nikil D. Dutt,et al.  SPARK: a high-level synthesis framework for applying parallelizing compiler transformations , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[9]  Christopher D. Gill,et al.  Group scheduling in systems software , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[10]  David L. Andrews,et al.  Implementing Multi Threaded System Support for Hybrid FPGA/CPU Computational Components , 2004, ERSA.

[11]  David L. Andrews,et al.  Implementing the Thread Programming Model on Hybrid FPGA/CPU Computational Components , 2004 .

[12]  Peter J. Ashenden,et al.  Programming models for hybrid CPU/FPGA chips , 2004, Computer.