A 0.5-to-3 GHz Software-Defined Radio Receiver Using Discrete-Time RF Signal Processing

A software-defined radio (SDR) wireless receiver leveraging discrete-time (DT) RF signal processing is introduced. The proposed DT signal processor, which applies switched capacitor techniques to radio frequencies, achieves harmonic rejection, image rejection, and frequency translation simultaneously. A frequency tunable high-Q 2nd-order bandpass input impedance is synthesized by the DT RF signal processor, which enhances the front-end interference rejection and frequency selectivity. A proof-of-concept SDR receiver prototype, including a 65 nm LP CMOS chip and a custom designed board, is presented. The highly programmable chip allows independent control of individual block parameters and bias operating points for optimum performance under various signal scenarios. The 0.5-to-3 GHz SDR receiver achieves out-of-band IIP3 > 11 dBm, IIP2 > 46 dBm, uncalibrated 3rd and 5th order harmonic rejection exceeding 46 dB and 51 dB, respectively, and can handle up to -5 dBm blockers with less than 5 dB degradation in signal-to-noise ratio (SNR) when the blocker offset frequency is 10 times the signal bandwidth irrespective of the center frequency.

[1]  Bumman Kim,et al.  A Wideband Digital RF Receiver Front-End Employing a New Discrete-Time Filter for m-WiMAX , 2012, IEEE Journal of Solid-State Circuits.

[2]  Yves Rolain,et al.  A 0.5 mm$^{2}$ Power-Scalable 0.5–3.8-GHz CMOS DT-SDR Receiver With Second-Order RF Band-Pass Sampler , 2010, IEEE Journal of Solid-State Circuits.

[3]  Heng Zhang,et al.  Linearization Techniques for CMOS Low Noise Amplifiers: A Tutorial , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Kimmo Koli,et al.  A 900-MHz Direct Delta-Sigma Receiver in 65-nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[5]  N. A. Moseley,et al.  Digitally Enhanced Software-Defined Radio Receiver Robust to Out-of-Band Interference , 2009, IEEE Journal of Solid-State Circuits.

[6]  Khurram Muhammad,et al.  Direct RF sampling mixer with recursive filtering in charge domain , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[7]  Li Li,et al.  A Flexible 500 MHz to 3.6 GHz Wireless Receiver with Configurable DT FIR and IIR Filter Embedded in a 7b 21 MS/s SAR ADC , 2012, IEEE Trans. Circuits Syst. I Regul. Pap..

[8]  Jiren Yuan.  A charge sampling mixer with embedded filter function for wireless applications , 2000, ICMMT 2000. 2000 2nd International Conference on Microwave and Millimeter Wave Technology Proceedings (Cat. No.00EX364).

[9]  R.B. Staszewski,et al.  The First Fully Integrated Quad-Band GSM/GPRS Receiver in a 90-nm Digital CMOS Process , 2006, IEEE Journal of Solid-State Circuits.

[10]  J. Kostamovaara,et al.  A quadrature charge-domain sampler with embedded FIR and IIR filtering functions , 2006, IEEE Journal of Solid-State Circuits.

[11]  Joseph Mitola,et al.  The software radio architecture , 1995, IEEE Commun. Mag..

[12]  Ahmad Mirzaei,et al.  A Blocker-Tolerant, Noise-Cancelling Receiver Suitable for Wideband Wireless Applications , 2012, IEEE Journal of Solid-State Circuits.

[13]  Boris Murmann,et al.  A/D converter trends: Power dissipation, scaling and digitally assisted architectures , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[14]  Xin He,et al.  A compact SAW-less multiband WCDMA/GPS receiver front-end with translational loop for input matching , 2011, 2011 IEEE International Solid-State Circuits Conference.

[15]  Alyosha C. Molnar,et al.  A Passive Mixer-First Receiver With Digitally Controlled and Widely Tunable RF Interface , 2010, IEEE Journal of Solid-State Circuits.

[16]  Jonathan Borremans,et al.  A 40 nm CMOS 0.4–6 GHz Receiver Resilient to Out-of-Band Blockers , 2011, IEEE Journal of Solid-State Circuits.

[17]  Gang Xu,et al.  Performance analysis of general charge sampling , 2005, IEEE Trans. Circuits Syst. II Express Briefs.

[18]  Minjae Lee,et al.  An 800-MHz–6-GHz Software-Defined Wireless Receiver in 90-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.

[19]  Jonathan Borremans,et al.  A 2.4 GHz Low-Power Sixth-Order RF Bandpass $\Delta\Sigma$ Converter in CMOS , 2009, IEEE Journal of Solid-State Circuits.

[20]  Hossein Hashemi,et al.  A 0.5-to-3 GHz software-defined radio receiver using sample domain signal processing , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[21]  Juha Kostamovaara,et al.  A low noise quadrature subsampling mixer , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[22]  Ahmad Mirzaei,et al.  Highly Integrated and Tunable RF Front Ends for Reconfigurable Multiband Transceivers: A Tutorial , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[24]  H. Hashemi,et al.  A 130-nm CMOS 100-Hz–6-GHz Reconfigurable Vector Signal Analyzer and Software-Defined Receiver , 2012, IEEE Transactions on Microwave Theory and Techniques.

[25]  J.C. Leete,et al.  Analysis and Optimization of Current-Driven Passive Mixers in Narrowband Direct-Conversion Receivers , 2009, IEEE Journal of Solid-State Circuits.

[26]  V.S. Sathe,et al.  Resonant-Clock Latch-Based Design , 2008, IEEE Journal of Solid-State Circuits.

[27]  Eric A. M. Klumperink,et al.  Discrete-Time Mixing Receiver Architecture for RF-Sampling Software-Defined Radio , 2010, IEEE Journal of Solid-State Circuits.

[28]  K. Folkesson,et al.  A 2.4-GHz RF sampling receiver front-end in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.