Runtime Thermal Management Using Software Agents for Multi- and Many-Core Architectures

System-level runtime approaches provide a new dimension of variation tolerance in multi- and many-core systems. This article looks into a scalable system-level, dynamic thermal management solution using an agent-based, distributed-application-mapping approach.

[1]  Jörg Henkel,et al.  TAPE: thermal-aware agent-based power economy for multi/many-core architectures , 2009, ICCAD '09.

[2]  Sarita V. Adve,et al.  AS SCALING THREATENS TO ERODE RELIABILITY STANDARDS, LIFETIME RELIABILITY MUST BECOME A FIRST-CLASS DESIGN CONSTRAINT. MICROARCHITECTURAL INTERVENTION OFFERS A NOVEL WAY TO MANAGE LIFETIME RELIABILITY WITHOUT SIGNIFICANTLY SACRIFICING COST AND PERFORMANCE , 2005 .

[3]  T. N. Vijaykumar,et al.  Heat-and-run: leveraging SMT and CMP to manage power density through the operating system , 2004, ASPLOS XI.

[4]  Radu Marculescu,et al.  Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: A system-level perspective , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[5]  Sharad Malik,et al.  Challenges and Solutions for Late- and Post-Silicon Design , 2008, IEEE Design & Test of Computers.

[6]  Timothy Mattson,et al.  A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[7]  Narayanan Vijaykrishnan,et al.  Thermal trends in emerging technologies , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[8]  Jörg Henkel,et al.  ADAM: Run-time agent-based distributed application mapping for on-chip communication , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[9]  Eun Jung Kim,et al.  Predictive dynamic thermal management for multicore systems , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[10]  James Tschanz,et al.  Impact of Parameter Variations on Circuits and Microarchitecture , 2006, IEEE Micro.

[11]  Jeffrey O. Kephart,et al.  Autonomic computing: Architectural approach and prototype , 2006, Integr. Comput. Aided Eng..

[12]  Priyadarsan Patra,et al.  Impact of Process and Temperature Variations on Network-on-Chip Design Exploration , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).