A deadlock-free routing algorithm for irregular 3D network-on-chips with wireless links

In recent years, the idea of wireless three-dimensional network-on-chips (3D NoCs) was promoted in order to design many-core chips with greater performance and lower energy consumption. This technology is the combination of different dies that are stacked on each other. Therefore, it is necessary to propose a suitable routing mechanism for irregular wireless 3D NoCs that can support the agnostic topologies. In this paper, we propose a deadlock-free routing algorithm for wireless 3D NoCs, called Floyd-base Inter-chip Traffic distribution (FIT), which is based on Floyd routing algorithm. In FIT algorithm, the number of hops is reduced compared to the already established deterministic algorithms; moreover, the traffic distribution is improved. Evaluation results show that our proposed routing algorithm significantly improves the performance and throughput by reducing the energy consumption, the average hop count and the communication latency.

[1]  Jong-Myon Kim,et al.  A shortly connected mesh topology for high performance and energy efficient network-on-chip architectures , 2014, The Journal of Supercomputing.

[2]  Jie Wu,et al.  Deadlock-Free Routing In Irregular Networks Using Prefix Routing , 2003, Parallel Process. Lett..

[3]  Kiyoung Choi,et al.  3D network-on-chip with wireless links through inductive coupling , 2011, 2011 International SoC Design Conference.

[4]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[5]  Hsin-Chou Chi,et al.  A deadlock-free routing scheme for interconnection networks with irregular topologies , 1997, Proceedings 1997 International Conference on Parallel and Distributed Systems.

[6]  Leibo Liu,et al.  An Inductive-Coupling Interconnected Application-Specific 3D NoC Design , 2013 .

[7]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[8]  Sri Parameswaran,et al.  NoCGEN:a template based reuse methodology for Networks On Chip architecture , 2004, 17th International Conference on VLSI Design. Proceedings..

[9]  Olav Lysne,et al.  Routing for the asi fabric manager , 2006, IEEE Communications Magazine.

[10]  Yeh-Ching Chung,et al.  An efficient deadlock-free tree-based routing algorithm for irregular wormhole-routed networks based on the turn model , 2004 .

[11]  Yingtao Jiang,et al.  Efficient multicast schemes for 3-D Networks-on-Chip , 2013, J. Syst. Archit..

[12]  K. Warner,et al.  Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[13]  Partha Pratim Pande,et al.  Performance evaluation of wireless NoCs in presence of irregular network routing strategies , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Partha Pratim Pande,et al.  Three-Dimensional Networks-on-Chip: Performance Evaluation , 2011, 3D Integration for NoC-based SoC Architectures.

[15]  Daisuke Sasaki,et al.  3D NoC with Inductive-Coupling Links for Building-Block SiPs , 2014, IEEE Transactions on Computers.

[16]  Radu Marculescu,et al.  Contention-aware application mapping for Network-on-Chip communication architectures , 2008, 2008 IEEE International Conference on Computer Design.

[17]  An-Yeu Wu,et al.  Traffic-Balanced Routing Algorithm for Irregular Mesh-Based On-Chip Networks , 2008, IEEE Transactions on Computers.

[18]  Olav Lysne,et al.  Layered routing in irregular networks , 2006, IEEE Transactions on Parallel and Distributed Systems.

[19]  Radu Marculescu,et al.  A case for wireless 3D NoCs for CMPs , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).

[20]  Olav Lysne,et al.  Layered shortest path (LASH) routing in irregular system area networks , 2002, Proceedings 16th International Parallel and Distributed Processing Symposium.

[21]  Luca Benini,et al.  Networks on chips - technology and tools , 2006, The Morgan Kaufmann series in systems on silicon.

[22]  Luca P. Carloni,et al.  The Connection-Then-Credit Flow Control Protocol for Heterogeneous Multicore Systems-on-Chip , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Natalie D. Enright Jerger,et al.  On-Chip Networks , 2009, On-Chip Networks.

[24]  Masoud Daneshtalab,et al.  EbDa: A new theory on design and verification of deadlock-free interconnection networks , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).

[25]  Partha Pratim Pande,et al.  Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.

[26]  Sudhakar Yalamanchili,et al.  Interconnection Networks , 2011, Encyclopedia of Parallel Computing.

[27]  Akram Ben Ahmed,et al.  Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC) , 2013, The Journal of Supercomputing.

[28]  Tadahiro Kuroda,et al.  A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[29]  Midia Reshadi,et al.  Mapping multiple applications onto 3D NoC-based MPSoCs supporting wireless links , 2016, The Journal of Supercomputing.

[30]  Hideharu Amano,et al.  L-turn routing: an adaptive routing in irregular networks , 2001, International Conference on Parallel Processing, 2001..

[31]  Abderezak Touzene,et al.  All-to-all broadcasting in torus Network on Chip , 2015, The Journal of Supercomputing.

[32]  Yi Wang,et al.  A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs , 2010, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.

[33]  Ge-Ming Chiu,et al.  The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..

[34]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[35]  Matthew Poremba,et al.  Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[36]  H. Sarbazi-Azad,et al.  Direction-based routing methodology for irregular NoCs , 2008, 2008 International SoC Design Conference.

[37]  An-Yeu Wu,et al.  Traffic- and Thermal-aware Adaptive Beltway Routing for three dimensional Network-on-Chip systems , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[38]  Naveen Choudhary,et al.  A Survey of Logic Based Distributed Routing for On-Chip Interconnection Networks , 2013 .

[39]  Hamid Sarbazi-Azad,et al.  A general methodology for direction-based irregular routing algorithms , 2010, J. Parallel Distributed Comput..

[40]  Vincenzo Catania,et al.  Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms , 2008 .

[41]  An-Yeu Wu,et al.  Topology-Aware Adaptive Routing for Nonstationary Irregular Mesh in Throttled 3D NoC Systems , 2013, IEEE Transactions on Parallel and Distributed Systems.

[42]  An-Yeu Wu,et al.  Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems , 2010, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.

[43]  Amlan Ganguly,et al.  Co-design of 3D wireless network-on-chip architectures with microchannel-based cooling , 2015, 2015 Sixth International Green and Sustainable Computing Conference (IGSC).

[44]  Fernando Moraes,et al.  Evaluation of Routing Algorithms on Mesh Based NoCs , 2004 .

[45]  Akram Ben Ahmed,et al.  Graceful deadlock-free fault-tolerant routing algorithm for 3D Network-on-Chip architectures , 2014, J. Parallel Distributed Comput..

[46]  Radu Marculescu,et al.  Low-latency wireless 3D NoCs via randomized shortcut chips , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[47]  Arvind Kumar,et al.  Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..

[48]  Baris Taskin,et al.  Wireless interconnects for inter-tier communication on 3D ICs , 2010, The 40th European Microwave Conference.

[49]  José Duato,et al.  An Efficient Implementation of Distributed Routing Algorithms for NoCs , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[50]  Ali Ahmadinia,et al.  Efficient routing techniques in heterogeneous 3D Networks-on-Chip , 2013, Parallel Comput..

[51]  Jian Xu,et al.  Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.