Algorithm and Architecture Co-optimization for Digital Enhancements of Deep Submicron CMOS Transceivers