An Investigation of the SET Response of Devices and Differential Pairs in a 32-nm SOI CMOS Technology