Fully Analog ReRAM Neuromorphic Circuit Optimization using DTCO Simulation Framework
暂无分享,去创建一个
Anh Nguyen | Hoi Nguyen | Sruthi Venimadhavan | Ayyaswamy Venkattraman | David Parent | Hiu Yung Wong | H. Wong | D. Parent | A. Venkattraman | A. Nguyen | Hoi Nguyen | Sruthi Venimadhavan
[1] H.-S. Philip Wong,et al. Stanford University Resistive-Switching Random Access Memory (RRAM) Verilog-A Model , 2014 .
[2] Sangtak Park,et al. High-efficiency passive full wave rectification for electromagnetic harvesters , 2014 .
[3] Graham D. Riley,et al. Estimation of energy consumption in machine learning , 2019, J. Parallel Distributed Comput..
[4] P. Narayanan,et al. Recent progress in analog memory-based accelerators for deep learning , 2018, Journal of Physics D: Applied Physics.
[5] Shimeng Yu,et al. Exploiting Hybrid Precision for Training and Inference: A 2T-1FeFET Based Analog Synaptic Weight Cell , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).
[6] Shimeng Yu,et al. Metal–Oxide RRAM , 2012, Proceedings of the IEEE.
[7] Yu Wang,et al. Technological Exploration of RRAM Crossbar Array for Matrix-Vector Multiplication , 2015, Journal of Computer Science and Technology.
[8] R. Jordan,et al. NVM neuromorphic core with 64k-cell (256-by-256) phase change memory synaptic array with on-chip neuron circuits for continuous in-situ learning , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).
[9] Xiaoying Tang,et al. Analog Implementation of Reconfigurable Convolutional Neural Network Kernels , 2019, 2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).
[10] Shimeng Yu,et al. A Low Energy Oxide‐Based Electronic Synaptic Device for Neuromorphic Visual Systems with Tolerance to Device Variation , 2013, Advanced materials.
[11] Qing Wu,et al. Hardware realization of BSB recall function using memristor crossbar arrays , 2012, DAC Design Automation Conference 2012.
[12] P. Priyanka,et al. CMOS Implementations of Rectified Linear Activation Function , 2018, VDAT.
[13] Catherine Graves,et al. Dot-product engine for neuromorphic computing: Programming 1T1M crossbar to accelerate matrix-vector multiplication , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[14] Xiaochen Peng,et al. NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).