Radiation Hardening by Design of a Novel Double-Node-Upset-Tolerant Latch Combined with Layout Technique
暂无分享,去创建一个
[1] Spyros Tragoudas,et al. Radiation Hardened Latch Designs for Double and Triple Node Upsets , 2017, IEEE Transactions on Emerging Topics in Computing.
[2] Kiamal Z. Pekmestzi,et al. DIRT latch: A novel low cost double node upset tolerant latch , 2017, Microelectron. Reliab..
[3] Ken Choi,et al. High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Jie Li,et al. A Highly Reliable Memory Cell Design Combined With Layout-Level Approach to Tolerant Single-Event Upsets , 2016, IEEE Transactions on Device and Materials Reliability.
[5] L. W. Massengill,et al. Single Event Transients in Digital CMOS—A Review , 2013, IEEE Transactions on Nuclear Science.
[6] P. E. Dodd,et al. Physics of Multiple-Node Charge Collection and Impacts on Single-Event Characterization and Soft Error Rate Prediction , 2013, IEEE Transactions on Nuclear Science.
[7] Huaguo Liang,et al. Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Kostas Tsoumanis,et al. Delta DICE: A Double Node Upset resilient latch , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).
[9] Spyros Tragoudas,et al. A Highly Robust Double Node Upset Tolerant latch , 2016, 2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).
[10] Huaguo Liang,et al. A Self-Recoverable, Frequency-Aware and Cost-Effective Robust Latch Design for Nanoscale CMOS Technology , 2015, IEICE Trans. Electron..
[11] J. Furuta,et al. An Area-Efficient 65 nm Radiation-Hard Dual-Modular Flip-Flop to Avoid Multiple Cell Upsets , 2011, IEEE Transactions on Nuclear Science.
[12] L. Chen,et al. A Quatro-Based 65-nm Flip-Flop Circuit for Soft-Error Resilience , 2017, IEEE Transactions on Nuclear Science.
[13] Hai Huang,et al. Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] Fabrizio Lombardi,et al. F-DICE: A multiple node upset tolerant flip-flop for highly radioactive environments , 2013, 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS).
[15] Fabrizio Lombardi,et al. Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[16] Bahar Asgari,et al. Single event multiple upset-tolerant SRAM cell designs for nano-scale CMOS technology , 2017 .
[17] Yuanqing Li,et al. Double Node Upsets Hardened Latch Circuits , 2015, J. Electron. Test..