TCCluster: A Cluster Architecture Utilizing the Processor Host Interface as a Network Interconnect
暂无分享,去创建一个
[1] James K. Archibald,et al. Cache coherence protocols: evaluation using a multiprocessor simulation model , 1986, TOCS.
[2] Sayantan Sur,et al. Performance Analysis and Evaluation of Mellanox ConnectX InfiniBand Architecture with Multi-Core Platforms , 2007, 15th Annual IEEE Symposium on High-Performance Interconnects (HOTI 2007).
[3] Pat Conway,et al. The AMD Opteron Northbridge Architecture , 2007, IEEE Micro.
[4] David B. Gustavson. The Scalable Coherent Interface and related standards projects , 1992, IEEE Micro.
[5] Holger Fröning,et al. VELO: A Novel Communication Engine for Ultra-Low Latency Message Transfers , 2008, 2008 37th International Conference on Parallel Processing.
[6] Dana S. Henry,et al. A tightly-coupled processor-network interface , 1992, ASPLOS V.
[7] Michael Lang,et al. Entering the petaflop era: The architecture and performance of Roadrunner , 2008, 2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis.
[8] Scott Pakin,et al. Entering the petaflop era: the architecture and performance of Roadrunner , 2008, HiPC 2008.
[9] Dave Olson,et al. Pathscale InfiniPath: a first look , 2005, 13th Symposium on High Performance Interconnects (HOTI'05).
[10] Rajesh Kota,et al. Horus: large-scale symmetric multiprocessing for Opteron systems , 2005, IEEE Micro.
[11] Keith D. Underwood,et al. Initial performance evaluation of the Cray SeaStar interconnect , 2005, 13th Symposium on High Performance Interconnects (HOTI'05).
[12] Paul Hudak,et al. Memory coherence in shared virtual memory systems , 1989, TOCS.
[13] Colin Whitby-Strevens. The transputer , 1985, ISCA 1985.