Eye prediction of digital driver with power distribution network noise

Algorithms featuring fast and accurate estimation of worst-case eye diagram have been proposed to replace the time-consuming random bit simulation in channel design. However, when the interaction between nonlinear I/O circuits and power distribution network (PDN) noise is included, most of those approaches fail to maintain accuracy. Based on the superposition of multiple bit pattern responses (SMBP) concept, Ren and Oh [1] developed an algorithm to fast predict the eye diagram that theoretically captures any nonlinearity in the circuit. In this paper, a test circuit with PDN was constructed to examine the performance of this algorithm. The experiment results show good agreement with the results simulated by long PRBS in HSPICE.

[1]  K. Iokibe,et al.  Insertion of parallel RL circuits into power distribution network for simultaneous switching current reduction and power integrity , 2012, 2012 Asia-Pacific Symposium on Electromagnetic Compatibility.

[2]  D. Oh.  Multiple Edge Responses for Fast and Accurate System Simulations , 2006, 2006 IEEE Electrical Performane of Electronic Packaging.

[3]  R. Mooney,et al.  An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[4]  Yi Zhu,et al.  Efficient and accurate eye diagram prediction for high speed signaling , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.