Low-Power $V_{\bf DD}$/3 Write Scheme With Inversion Coding Circuit for Complementary Memristor Array

The conventional V<sub>DD</sub>/3 write scheme is very advantageous in minimizing the unwanted resistance change in unselected cells during the write time. This is due to the fact that an amount of applied voltage at the unselected cells is reduced from V<sub>DD</sub>/2 in the V<sub>DD</sub>/2 scheme to V<sub>DD</sub>/3 in the V<sub>DD</sub>/3 scheme. However, the V<sub>DD</sub>/3 scheme should sacrifice much larger switching power than the V<sub>DD</sub> /2 scheme for having smaller voltage applied at the unselected cells. In this paper, we propose to combine the V<sub>DD</sub>/3 scheme with the inversion coding circuit to alleviate large switching power of the V<sub>DD</sub>/3 scheme. The proposed V<sub>DD</sub>/3 scheme with the inversion coding circuit is verified for 500 × 500 and 1000 × 1000 passive memristor array with the operating frequency of 10 MHz to save power consumption as much as 19% than the conventional V<sub>DD</sub>/3 scheme. For 50 MHz, the power saving is more improved to reach as much as 34%. In addition to this power saving, due to the reduced number of bit transitions in the inversion coding, the number of write cycles can be increased by as much as 39% thereby the poor endurance of complementary resistive switch array can be compensated significantly.

[1]  E. Linn,et al.  Uniform Complementary Resistive Switching in Tantalum Oxide Using Current Sweeps , 2013, IEEE Electron Device Letters.

[2]  Rainer Waser,et al.  Design and analysis of future memories based on switchable resistive elements , 2006 .

[3]  Masahide Matsumoto,et al.  A 130.7mm2 2-layer 32Gb ReRAM memory device in 24nm technology , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4]  Shimeng Yu,et al.  Read/write schemes analysis for novel complementary resistive switches in passive crossbar memory arrays. , 2010, Nanotechnology.

[5]  Hyunjin Lee,et al.  Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[6]  R Rosezin,et al.  Capacity based nondestructive readout for complementary resistive switches. , 2011, Nanotechnology.

[7]  Jiale Liang,et al.  Cross-Point Memory Array Without Cell Selectors—Device Characteristics and Data Storage Pattern Dependencies , 2010, IEEE Transactions on Electron Devices.

[8]  Sung-Woong Chung.  Chances and challenges of emerging memories for DRAM application , 2011, Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications.

[9]  Byung Joon Choi,et al.  Engineering nonlinearity into memristors for passive crossbar applications , 2012 .

[10]  Said F. Al-Sarawi,et al.  An Analytical Approach for Memristive Nanoarchitectures , 2011, IEEE Transactions on Nanotechnology.

[11]  Yukio Hayakawa,et al.  An 8 Mb Multi-Layered Cross-Point ReRAM Macro With 443 MB/s Write Throughput , 2012, IEEE Journal of Solid-State Circuits.

[12]  Hsien-Hsin S. Lee,et al.  Architectural evaluation of 3D stacked RRAM caches , 2009, 2009 IEEE International Conference on 3D System Integration.

[13]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Stephen J. Wolf,et al.  The elusive memristor: properties of basic electrical circuits , 2008, 0807.3994.

[15]  Narayan Srinivasa,et al.  A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. , 2012, Nano letters.

[16]  J. Yang,et al.  Memristive switching mechanism for metal/oxide/metal nanodevices. , 2008, Nature nanotechnology.

[17]  Guido Groeseneken,et al.  Analysis of the effect of cell parameters on the maximum RRAM array size considering both read and write , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[18]  Kyeong-Sik Min,et al.  Two-Step Write Scheme for Reducing Sneak-Path Leakage in Complementary Memristor Array , 2012, IEEE Transactions on Nanotechnology.

[19]  Naehyuck Chang,et al.  Energy- and endurance-aware design of phase change memory caches , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[20]  R. Waser,et al.  Integrated Complementary Resistive Switches for Passive High-Density Nanocrossbar Arrays , 2011, IEEE Electron Device Letters.

[21]  Rainer Waser,et al.  Complementary resistive switches for passive nanocrossbar memories. , 2010, Nature materials.

[22]  Kyoung-Rok Cho,et al.  Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Seth Copen Goldstein,et al.  Molecular electronics: from devices and interconnect to circuits and architecture , 2003, Proc. IEEE.

[24]  Seok-Jin Ham,et al.  Device/Circuit co-design guide for passive memristor array with non-linear current-voltage behavior. , 2013, Journal of nanoscience and nanotechnology.

[25]  D. Suh,et al.  Pulse-Programming Instabilities of Unipolar-Type NiOx , 2010, IEEE Electron Device Letters.

[26]  R. Rosezin,et al.  High density 3D memory architecture based on the resistive switching effect , 2009 .

[27]  Mircea R. Stan,et al.  Delivering on the promise of universal memory for spin-transfer torque RAM (STT-RAM) , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[28]  Sung-Mo Kang,et al.  Compact Models for Memristors Based on Charge-Flux Constitutive Relationships , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[29]  Massimiliano Di Ventra,et al.  Memristive model of amoeba learning. , 2008, Physical review. E, Statistical, nonlinear, and soft matter physics.

[30]  Massimiliano Di Ventra,et al.  Practical Approach to Programmable Analog Circuits With Memristors , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[31]  Meng-Fan Chang,et al.  Three-dimensional 4F2 ReRAM cell with CMOS logic compatible process , 2010, 2010 International Electron Devices Meeting.

[32]  D. Batas,et al.  A Memristor SPICE Implementation and a New Approach for Magnetic Flux-Controlled Memristor Modeling , 2011, IEEE Transactions on Nanotechnology.