Synthesizing designs with low-cardinality minimum feedback vertex set for partial scan application

An efficient partial scan approach for cost-effective sequential ATPG is to select flip-flops (FFs) in the minimum feedback vertex set (MFVS) of the FF dependency graph, so that loops are broken. Through a comprehensive analysis of the sources of loops in the data path, this paper proposes a new high-level synthesis methodology to synthesize data paths which have low-cardinality MFVS, thereby reducing the cost of partial scan significantly. A test efficiency of 100% could be achieved for all designs synthesized by the proposed approach, requiring a significantly less number of FFs to be scanned compared to the original implementations.<<ETX>>

[1]  S.M. Reddy,et al.  On determining scan flip-flops in partial-scan designs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[2]  Alfred V. Aho,et al.  The Design and Analysis of Computer Algorithms , 1974 .

[3]  Haidar Harmanani,et al.  SYNTEST: a method for high-level SYNthesis with self-TESTability , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[4]  LaNae J. Avra,et al.  ALLOCATION AND ASSIGNMENT IN HIGH-LEVEL SYNTHESIS FOR SELF-TESTABLE DATA PATHS , 1991, 1991, Proceedings. International Test Conference.

[5]  Sujit Dey,et al.  Transformations and resynthesis for testability of RT-level control-data path specifications , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[6]  ASHUTOSH MUJUMDAR,et al.  Incorporating testability considerations in high-level synthesis , 1994, J. Electron. Test..

[7]  D. G. Saab,et al.  Behavioral synthesis for testability , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[8]  K.-T. Cheng,et al.  A Partial Scan Method for Sequential Circuits with Feedback , 1990, IEEE Trans. Computers.

[9]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[10]  Robert A. Walker,et al.  A Survey of high-level synthesis systems , 1991 .

[11]  Miodrag Potkonjak,et al.  Exploiting hardware sharing in high-level synthesis for partial scan optimization , 1993, ICCAD '93.

[12]  Niraj K. Jha,et al.  Behavioral synthesis for easy testability in data path scheduling , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[13]  Leon Stok,et al.  False loops through resource sharing , 1992, ICCAD '92.

[14]  Miodrag Potkonjak,et al.  Fast prototyping of datapath-intensive architectures , 1991, IEEE Design & Test of Computers.

[15]  Hugo De Man,et al.  Testability analysis in high level data path synthesis , 1993, J. Electron. Test..

[16]  Niraj K. Jha,et al.  Behavioral Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments , 1993, 30th ACM/IEEE Design Automation Conference.

[17]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[18]  Janak H. Patel,et al.  A fault oriented partial scan design approach , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.