SoCWire: A Network-on-Chip Approach for Reconfigurable System-on-Chip Designs in Space Applications

Configurable system-on-chip (SoC) solutions based on state-of-the art FPGA have successfully demonstrated flexibility and reliability for scientific space applications like the Venus Express mission. Future high end payload applications (e.g. Solar Orbiter) demand high-performance on-board processing because of the discrepancy between extreme high data volume and low downlink channel capacity. Furthermore, in-flight reconfiguration ability enhances the system with re-programmable hardware and thus a maintenance potential. To achieve these advanced design goals a reconfigurable system-on-chip (RSoC) architecture is proposed supported by a flexible communication architecture. The flexibility for on-chip communication is covered by a dedicated network-on-chip (NoC) approach. The configurable system-on-chip solution is introduced and the advantages are outlined. Additionally we present our newly developed NoC approach, system-on-chip wire (SoCWire) and outline its performance and the applicability for in-flight reconfigurable systems.

[1]  Gang Zhou,et al.  Reconfigurable System-on-Chip Data Processing Units for Space Imaging Instruments , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[2]  Axel Jantsch,et al.  Networks on chip , 2003 .

[3]  Harald Michalik,et al.  Enhancements of reconfigurable System-on-Chip Data Processing Units for Space Application , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).